

AAP: An Altruistic Processor

A reference Harvard architecture for embedded compiler development

Simon Cook Jeremy Bennett Edward Jones Application Note 13. Issue 2.1 Publication date December 2015



Legal Notice

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/4.0.

This license means you are free to:

- **Share**—copy and redistribute the material in any medium or format;
- **Adapt**—remix, transform, and build upon the material;

for any purpose, even commercially.

The licensor cannot revoke these freedoms as long as you follow the license terms.

Under the following terms:

- **Attribution.**—You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- **ShareAlike**—If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original.
- **No additional restrictions**—You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
- Nothing in this license impairs or restricts the author's moral rights.



Note

You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation.

No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.

Embecosm is the business name of Embecosm Limited, a private limited company registered in England and Wales. Registration number 6577021.



Table of Contents

1.	Introd	uction	. 1
	1.1.	Revision History	1
2.	Archit	ecture Description	3
	2.1.	Basic architectural features	3
	2.2.	Event Handling	5
		NOP Behavior	
3		ctions	
٠.		Notation	
	0.1.	3.1.1. Assembler Notation	
	3.2	Instruction Format	
		Summary of Instructions	
	5.5.	3.3.1. 16-bit Instructions of AAP	
		3.3.2. 32-bit Instructions of AAP	
	2.4	Detailed Descriptions of 16-bit ALU Instructions	
	3.4.		
		3.4.1. NOP: No Operation	
		3.4.2. ADD: Unsigned Add	
		3.4.3. SUB: Unsigned Subtract	
		3.4.4. AND: Bitwise AND	
		3.4.5. OR: Bitwise OR	
		3.4.6. XOR: Bitwise Exclusive OR	
		3.4.7. ASR: Arithmetic Shift Right	
		3.4.8. LSL: Logical Shift Left	
		3.4.9. LSR: Logical Shift Right	
		3.4.10. MOV: Move Register to Register	
		3.4.11. ADDI: Unsigned Add Immediate	
		3.4.12. SUBI: Unsigned Subtract Immediate	
		3.4.13. ASRI: Arithmetic Shift Right Immediate	
		3.4.14. LSLI: Logical Shift Left Immediate	
		3.4.15. LSRI: Logical Shift Right Immediate	19
		3.4.16. MOVI: Move Immediate to Register	
	3.5.	Detailed Descriptions of 16-bit Load/Store Instructions	20
		3.5.1. LDB: Indexed Load Byte	20
		3.5.2. LDW: Indexed Load Word	20
		3.5.3. LDB: Indexed Load Byte with Postincrement	21
		3.5.4. LDW: Indexed Load Word with Postincrement	21
		3.5.5. LDB: Indexed Load Byte with Predecrement	22
		3.5.6. LDW: Indexed Load Word with Predecrement	
		3.5.7. STB: Indexed Store Byte	
		3.5.8. STW: Indexed Store Word	23
		3.5.9. STB: Indexed Store Byte with Postincrement	
		3.5.10. STW: Indexed Store Word with Postincrement	
		3.5.11. STB: Indexed Store Byte with Predecrement	
		3.5.12. STW: Indexed Store Word with Predecrement	
	3.6.	Detailed Descriptions of 16-bit Branch/Jump Instructions	
	3.3.	3.6.1. BRA: Relative Branch	
		3.6.2. BAL: Relative Branch and Link	
		3.6.3. BEQ: Relative Branch if Equal	
		3.6.4. BNE: Relative Branch if Not Equal	
		3.6.5. BLTS: Relative Branch if Signed Less Than	
		3.6.6. BLES: Relative Branch if Signed Less Than or Equal To	
		3.6.7 RLTU: Relative Branch if Unsigned Less Than	28



	3.6.8. BLEU: Relative Branch if Unsigned Less Than or Equal To	
	3.6.9. JMP: Absolute Jump	
	3.6.10. JAL: Absolute Jump and Link	29
	3.6.11. JEQ: Absolute Jump if Equal	30
	3.6.12. JNE: Absolute Jump if Not Equal	30
	3.6.13. JLTS: Absolute Jump if Signed Less Than	31
	3.6.14. JLES: Absolute Jump if Signed Less Than or Equal To	31
	3.6.15. JLTU: Absolute Jump if Unsigned Less Than	
	3.6.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To	
3.7.	Detailed Descriptions of 16-bit Miscellaneous Instructions	32
	3.7.1. RTE: Return from Exception	
3.8.	Detailed Descriptions of 32-bit ALU Instructions	
	3.8.1. NOP: No Operation	
	3.8.2. ADD: Unsigned Add	
	3.8.3. SUB: Unsigned Subtract	
	3.8.4. AND: Bitwise AND	
	3.8.5. OR: Bitwise OR	
	3.8.6. XOR: Bitwise Exclusive OR	
	3.8.7. ASR: Arithmetic Shift Right	
	3.8.8. LSL: Logical Shift Left	
	3.8.9. LSR: Logical Shift Right	
	3.8.10. MOV: Move Register to Register	
	3.8.11. ADDI: Unsigned Add Immediate	
	3.8.12. SUBI: Unsigned Subtract Immediate	
	3.8.13. ASRI: Arithmetic Shift Right Immediate	
	3.8.14. LSLI: Logical Shift Left Immediate	
	3.8.15. LSRI: Logical Shift Right Immediate	
	3.8.16. MOVI: Move Immediate to Register	
	3.8.17. ADDC: Unsigned Add with Carry	
	3.8.18. SUBC: Unsigned Subtract with Carry	
	3.8.19. ANDI: Bitwise AND Immediate	
	3.8.20. ORI: Bitwise OR immediate	
2.0	3.8.21. XORI: Bitwise Exclusive OR Immediate	
3.9.	Detailed Descriptions of 32-bit Load/Store Instructions	
	3.9.1. LDB: Indexed Load Byte	
	3.9.2. LDW: Indexed Load Word	
	3.9.3. LDB: Indexed Load Byte with Postincrement	
	3.9.4. LDW: Indexed Load Word with Postincrement	
	3.9.5. LDB: Indexed Load Byte with Predecrement	
	3.9.6. LDW: Indexed Load Word with Predecrement	
	3.9.7. STB: Indexed Store Byte	
	3.9.8. STW: Indexed Store Word	
	3.9.9. STB: Indexed Store Byte with Postincrement	
	3.9.10. STW: Indexed Store Word with Postincrement	
	3.9.11. STB: Indexed Store Byte with Predecrement	
	3.9.12. STW: Indexed Store Word with Predecrement	
3.10). Detailed Descriptions of 32-bit Branch/Jump Instructions	
	3.10.1. BRA: Relative Branch	
	3.10.2. BAL: Relative Branch and Link	
	3.10.3. BEQ: Relative Branch if Equal	
	3.10.4. BNE: Relative Branch if Not Equal	49
	3.10.5. BLTS: Relative Branch if Signed Less Than	
	3 10 6 BLES: Relative Branch if Signed Less Than or Equal To	50



	3.10.7. BLTU: Relative Branch if Unsigned Less Than	50
	3.10.8. BLEU: Relative Branch if Unsigned Less Than or Equal To	51
	3.10.9. JMP: Absolute Jump	51
	3.10.10. JAL: Absolute Jump and Link	52
	3.10.11. JEQ: Absolute Jump if Equal	52
	3.10.12. JNE: Absolute Jump if Not Equal	52
	3.10.13. JLTS: Absolute Jump if Signed Less Than	53
	3.10.14. JLES: Absolute Jump if Signed Less Than or Equal To	53
	3.10.15. JLTU: Absolute Jump if Unsigned Less Than	54
	3.10.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To	54
	3.10.17. JMPL: Absolute Jump Long	55
	3.10.18. JALL: Absolute Jump Long and Link	55
	3.10.19. JEQL: Absolute Jump Long if Equal	
	3.10.20. JNEL: Absolute Jump Long if Not Equal	56
	3.10.21. JLTSL: Absolute Jump Long if Signed Less Than	57
	3.10.22. JLESL: Absolute Jump Long if Signed Less Than or Equal To	57
	3.10.23. JLTUL: Absolute Jump Long if Unsigned Less Than	
	3.10.24. JLEUL: Absolute Jump Long if Unsigned Less Than or Equal To	
	3.11. Detailed Descriptions of 32-bit Miscellaneous Instructions	
4.	ABI	
	4.1. Defined Registers	60
	4.2. Calling Convention	. 60



List of Figures

2.1.	AAP	architecture	3
3.1.	AAP	16-bit instruction formats.	7
3.2.	AAP	32-bit instruction formats.	8



List of Tables

3.1.	16-bit ALU instructions	. 8
3.2.	16-bit load/store instructions	9
3.3.	16-bit branch/jump instructions	9
3.4.	Miscellaneous 16-bit instructions	10
3.5.	32-bit ALU instructions	10
3.6.	32-bit load/store instructions	11
3.7.	32-bit branch/jump instructions	12



Chapter 1. Introduction

AAP is a Harvard architecture specification designed for experimenting with various features in compiler back ends. In particular it has features that are common within small deeply embedded systems, such as a dearth of registers, word address code memory and pointers that will not fit in an integer.

It is also designed to be easy to use in demonstrations and education/training. This includes hardware and simulator implementation as well as the tool chain and library implementation.

The design is based on no processor in particular, although as an open hardware design, it is inspired by the OpenRISC and RISC-V projects. There are features drawn from a wide range of processors developed over the past 30 years. Indeed the branch-and-link operation goes back even further, to the IBM 360.

1.1. Revision History

Revision History

Revision 2.1 10 December 2015 Edward Jones

The Postincrement and Predecrement store instructions defined R_a rather than R_d as the operand to which the update was applied.

Postincrement, Predecement instructions now increment or decrement by the amount of the provided offset (Previously it was a fixed offset of one or two bytes for byte and word operations respectively).

BGTS, BGTU, JGTS, JGTUL, JGTSL, JGTUL. These instructions have been replaced with branches with a 'Less Than or Equal To' condition. The new instructions are BLES, BLEU, JLES, JLEU, JLESL, JLEUL.

Revision 2.0 9 October 2015 Jeremy Bennett

Issue 2.0, which covers the entire ISA.

Revision 1.9 8 October 2015 Jeremy Bennett

Final draft before release 2.0. Adds some notation description and a chapter for the architecture description, which incorporates some of the old intro and the old chapter on **NOP** side effects.

Revision 1.8 8 October 2015 Jeremy Bennett

All 32-bit instructions described.

Revision 1.7 8 September 2015 Jeremy Bennett

First batch of 32-bit ALU instruction described. Various typos fixed.

Revision 1.6 8 September 2015 Jeremy Bennett

All 16-bit instructions described. Encoding of JAL corrected in the summary. R_b used to store the PC for all **BAL** and **JAL** instructions.

Revision 1.5 8 September 2015 Jeremy Bennett

16-bit ALU instruction details complete. Change opcode mnemonics for ALU instructions with constant arguments. Off-by-one encoding for immediate shift values described.

Revision 1.4 4 September 2015 Jeremy Bennett

Structure of detailed instruction descriptions refined. Most 16-bit ALU instructions now documented.

Revision 1.3 4 September 2015 Jeremy Bennett

All instruction formats now shown. All summaries in new format.

Revision 1.2 3 September 2015 Jeremy Bennett

First stage of improved formatting, using LibreOffice Impress to as the basis of the instruction format diagrams for 32-bit instructions (generating SVG and PNG). Clearer summary of instructions used for 32-bit ALU instructions.



Revision 1.1 18 July 2015 Jeremy Bennett

Start of revision process. Remove load/store double instructions. Use second opcode field of 32-bit load/store as extra constant field. Make all load/store offsets signed. Make BAL use R_b rather than R_a to keep constant field contiguous.

Revision 1.0 14 April 2015 Jeremy Bennett

Bump release number to 1.0 for issue.

Revision 0.9 14 April 2015 Jeremy Bennett

First public release outlining the architecture.

Revision N/A 11 April 2015 Jeremy Bennett

Correct encoding of 32-bit branches (4 more bits of offset). Correct NOP constant meanings.

Matches server/simulator commit b179463.

Revision N/A 8 April 2015 Jeremy Bennett

Full summary of all 16-bit and 32-bit instructions.

Revision N/A 8 April 2015 Jeremy Bennett

Updated preface in preparation for revised architecture.

Revision N/A 6 April 2015 Simon Cook

Initial concept



Chapter 2. Architecture Description

Figure 2.1 shows the overall structure of AAP.




Figure 2.1. AAP architecture

2.1. Basic architectural features

These are the key features of the AAP design.

16-bit RISC architecture

The core design sticks to the RISC principles of 3-address registerto-register operation, a small number of operations and a simple to implement data path. The fundamental data type is the 16-bit integer.

Configurable number of registers

Although 32/64-bit RISC architectures typically have 16 or more general purpose registers, small deeply embedded processors often have far fewer. This represents a significant compiler implementation challenge. To allow exploration of this area, AAP can be configured with between 4 and 64 16-bit registers.

Harvard memory layout

The basic architecture provides a 64k byte addressed data memory and a separate 16M word instruction memory. By requiring more than 16-bits to address the instruction memory, the compiler writer can explore the challenge of pointers which are larger than the native integer type.

Deeply embedded systems often have very small memories, particularly for data, so the size of memories can be configured.



Many architectures also provide more than two address spaces, often for special purposes. For example a small EEPROM alongside Flash memory, or the *Special Purpose Register* block of OpenRISC. AAP can support additional address spaces, allowing support for multiple address spaces throughout the tool chain to be explored.

24-bit program counter with 8-bit status register

AAP requires a 24-bit program counter, which is held in a 32-bit register. The top bits of the program counter then form a status register. Jump instructions ignore these top 8 bits.

At present only one status bit is defined, a carry flag to allow multiple precision arithmetic.

16/32-bit instruction encoding

A frequent feature of many architectures is to provide a subset of the most commonly used parts of the Instruction Set Architecture (ISA) in a short encoding of 16-bits. Less common instructions are then encoded in 32-bits.

Optimizing to use these shorter instructions, is particularly important for compilers for embedded targets, where memory is at a premium. AAP provides such a 16-bit subset with a 32-bit encoding of the full ISA. However it follows the instruction chaining of RISC-V, so even longer instructions could be created in the future.

The fields within each 16-bit instruction are fixed. A 32-bit instruction pairs up those fields to increase the number of instructions.

3-address code

AAP has stuck rigidly to the RISC principle of 3-address instructions throughout. Almost all instructions come in two variants, one where the third argument is a register, and one where the third argument is a constant.

No flags for flow of control

There are no flag registers indicating the results of operations for use in conditional jumps. Instead the operation is encoded within the jump instruction itself.

There is an 8-bit status register as part of the program counter, which includes a carry flag. However this is not used for flow-of-control, but to enable multiple precision arithmetic.

Little endian

The architecture is little-endian—the least significant byte of a word or double word is at the lowest address.

The behavior for instruction memory is that one word is fetched, since it may be a 16-bit instruction. If a second word is needed, then its fields are paired with the first instructions to give larger values for each field. This is done in little-endian fashion, i.e. the field from the second instruction forms the most significant bits of the combined field.

No delay slots

Early RISC designs introduced the concept of a delay slot after branches. This avoided pipeline delays in branch processing. Implementations can now avoid such pipeline delay, so like most modern architectures, AAP does not have delay slots.

NOP with argument for simulator control

This idea is taken from OpenRISC. The NOP opcode includes fields to specify a register and a constant. These can be used in both hardware and simulation to trigger side-effects.



2.2. Event Handling

Events indirect through instructions in the first 256 (0x100) words of instruction memory. In general these should be 32-bit branch instructions, which means event handlers should reside in first or last 2^{21} words of instruction memory.

At present the following event vector locations (word addresses) are defined

0x00 Power-on reset.

0x02 Bus error

The event handling mechanism is still in development. In particular no location is yet defined for the return address to be used by the RTE instruction (see Section 3.7.1).

2.3. NOP Behavior

The NOP instruction takes an immediate argument which can be used to trigger certain behavior in a simulator.

- 0 : Breakpoint
- 1 : Do nothing
- 2 : Exit with return code in R_d
- 3 : Write char in R_d to standard output.
- 4: Write char in R_d to standard error.
- All other values: do nothing, but future behavior not guaranteed.



Chapter 3. Instructions

3.1. Notation

In the instruction descriptions below, the following notation is used.

R_d Destination register number "d" in the general registers.

R_a First source register number "a" in the general registers.

R_b Second source register number "b" in the general registers.

PC The program counter

I Unsigned immediate value

S Signed immediate value

dmem[i] Byte offset "i" in the data memory.

imem[i] Word offset "i" in the code memory.

carry The carry flag.

SignExt(x) The value "x" (which may be one of the above) sign extended as necessary.

Individual bits in the encodings are used as follows.

A zero bit.

1 A one bit.

d_n Bit "n" of the destination register field.

an Bit "n" of the the first source register field.

b_n Bit "n" of the the second source register field.

in Bit "n" of the the unsigned constant field.

s_n Bit "n" of the the signed constant field.

3.1.1. Assembler Notation

The assembler generally follows standard GNU assembler conventions. Instructions take the following form:

[label:] opcode [arguments]

There may be up to 3 arguments, separated by commas. Registers are indicted by **R** followed by a number. Constants and constant expressions may be preceded by **#** for clarity, but this is not required. C style notation to indicate the base of constants, which defaults to decimal.

3.2. Instruction Format

The 16-bit instruction formats are shown in Figure 3.1 and the 32-bit instruction formats in Figure 3.2.



Format

- $1 \qquad \mathbf{0} \ \mathbf{c}_{_{1}} \mathbf{c}_{_{0}} \mathbf{o}_{_{3}} \mathbf{o}_{_{2}} \mathbf{o}_{_{1}} \mathbf{o}_{_{0}} \mathbf{d}_{_{2}} \mathbf{d}_{_{1}} \mathbf{d}_{_{0}} \mathbf{a}_{_{2}} \mathbf{a}_{_{1}} \mathbf{a}_{_{0}} \mathbf{b}_{_{2}} \mathbf{b}_{_{1}} \mathbf{b}_{_{0}}$
- $2 \qquad \textbf{0} \ c_{_{1}}c_{_{0}}o_{_{3}}o_{_{2}}o_{_{1}}o_{_{0}}d_{_{2}}d_{_{1}}d_{_{0}}a_{_{2}}a_{_{1}}a_{_{0}}i_{_{2}}i_{_{1}}i_{_{0}}$
- $3 \qquad \mathbf{0} \ c_{1} c_{0} o_{3} o_{2} o_{1} o_{0} s_{2} s_{1} s_{0} a_{2} a_{1} a_{0} b_{2} b_{1} b_{0}$
- $4 \qquad \boxed{\mathbf{0} \ c_{_{1}}c_{_{0}}o_{_{3}}o_{_{2}}o_{_{1}}o_{_{0}}d_{_{2}}d_{_{1}}d_{_{0}}a_{_{2}}a_{_{1}}a_{_{0}}s_{_{2}}s_{_{1}}s_{_{0}}}$
- $5 \qquad \boxed{\textbf{0} \ c_{_{1}}c_{_{0}}o_{_{3}}o_{_{2}}o_{_{1}}o_{_{0}}d_{_{2}}d_{_{1}}d_{_{0}}i_{_{5}}i_{_{5}}i_{_{4}}i_{_{3}}i_{_{2}}i_{_{1}}i_{_{0}}}$
- 6 $\mathbf{0} c_1 c_0 c_3 c_2 c_1 c_0 s_5 s_4 s_3 s_2 s_1 s_0 b_2 b_1 b_0$
- 7 $\mathbf{0} c_{1_1} c_{0_1} c_{0_3} c_{0_2} c_{1_1} c_{0_1} c_{8_1} c_{7_1} c_{6_1} c_{5_1} c_{4_1} c_{3_1} c_{2_1} c_{1_1} c_{0_1}$
 - $egin{array}{lll} c_1c_0 & {
 m Opcode\ class} & b_2...b_0 & {
 m Second\ source\ register} \\ o_3...o_0 & {
 m Opcode} & i_n...i_0 & {
 m Unsigned\ immediate} \\ d_2...d_0 & {
 m Destination\ register} & s_n...s_0 & {
 m Unsigned\ immediate} \\ a_2...a_0 & {
 m First\ source\ register} & \end{array}$

Figure 3.1. AAP 16-bit instruction formats.



Forma	at First word (low address)	Second word (high address)
8	$\boxed{1 c_{1} c_{0} o_{3} o_{2} o_{1} o_{0} d_{2} d_{1} d_{0} a_{2} a_{1} a_{0} b_{2} b_{1} b_{0}} 0$	$c_{3}c_{2}c_{7}c_{6}c_{5}c_{4}d_{5}d_{4}d_{3}a_{5}a_{4}a_{3}b_{5}b_{4}b_{3}$
9	$\boxed{1 \ c_{_{1}} c_{_{0}} o_{_{3_{1}}} o_{_{2_{1}}} o_{_{1}} o_{_{0}} d_{_{2_{1}}} d_{_{1}} d_{_{0}} a_{_{2_{1}}} a_{_{1}} a_{_{0}} i_{_{2_{1}}} i_{_{1}} i_{_{0}}} 0$	$c_{3}c_{2}o_{6}o_{5}o_{4}$ 0 $d_{5}d_{4}d_{3}a_{5}a_{4}a_{3}i_{5}i_{4}i_{3}$
10	$\boxed{\textbf{1} \begin{bmatrix} \textbf{c}_{_{1}}\textbf{c}_{_{0}} & \textbf{o}_{_{3_{1}}}\textbf{o}_{_{2_{1}}}\textbf{o}_{_{0}} & \textbf{d}_{_{2_{1}}}\textbf{d}_{_{1_{1}}}\textbf{d}_{_{0}} & \textbf{a}_{_{2_{1}}}\textbf{a}_{_{1_{1}}}\textbf{a}_{_{0}} & \textbf{i}_{_{2_{1}}}\textbf{i}_{_{1_{1}}}\textbf{i}_{_{0}} \end{bmatrix} \textbf{0}}$	$c_{3}c_{2}i_{8,7,6}$, $1d_{5}d_{4}d_{3}a_{5,4,3}i_{5,4,3}i_{5,4,3}$
11	$\boxed{1 \; c_{_{1}} c_{_{0}} o_{_{3_{1}}} o_{_{2_{1}}} o_{_{0}} d_{_{2_{1}}} d_{_{1}} d_{_{0}} a_{_{2_{1}}} a_{_{1}} a_{_{0}} i_{_{2_{1}}} i_{_{1}} i_{_{0}}} 0$	$c_{3}^{}c_{2}^{}i_{9}^{}i_{8}^{}i_{7}^{}i_{6}^{}d_{5}^{}d_{4}^{}d_{3}^{}a_{5}^{}a_{4}^{}a_{3}^{}i_{5}^{}i_{4}^{}i_{3}^{}$
12	$\boxed{1 \ c_{_{1}} c_{_{0}} o_{_{3_{1}}} o_{_{2_{1}}} o_{_{1}} o_{_{0}} s_{_{2_{1}}} s_{_{1}} s_{_{0}} a_{_{2_{1}}} a_{_{1}} a_{_{0}} b_{_{2_{1}}} b_{_{1}} b_{_{0}} 0}$	$c_{3}^{}c_{2}^{}s_{9}^{}s_{8}^{}s_{7}^{}s_{6}^{}s_{5}^{}s_{4}^{}s_{3}^{}a_{5}^{}a_{4}^{}a_{3}^{}b_{5}^{}b_{4}^{}b_{3}^{}$
13	$\boxed{1 \ c_{_{1}} c_{_{0}} o_{_{3_{1}}} o_{_{2_{1}}} o_{_{0}} d_{_{2_{1}}} d_{_{1}} d_{_{0}} a_{_{2_{1}}} a_{_{1}} a_{_{0}} s_{_{2_{1}}} s_{_{1}} s_{_{0}}} 0$	$c_{3}^{}c_{2}^{}s_{9}^{}s_{8}^{}s_{7}^{}s_{6}^{}d_{5}^{}d_{4}^{}d_{3}^{}a_{5}^{}a_{4}^{}a_{3}^{}s_{5}^{}s_{4}^{}s_{3}^{}$
14	$\boxed{1 \; c_{1} c_{0} o_{3} o_{2} o_{1} o_{0} d_{2} d_{1} d_{0} i_{5} i_{4} i_{3} i_{2} i_{1} i_{0}} \boldsymbol{\theta}$	$c_{3}^{}c_{2}^{}o_{7}^{}o_{6}^{}o_{5}^{}o_{4}^{}d_{5}^{}d_{4}^{}d_{3}^{}i_{11,10}^{}i_{9}^{}i_{8,17}^{}i_{6}^{}$
15	$\boxed{1 \; c_{_{1}} c_{_{0}} o_{_{3_{1}}} o_{_{2_{1}}} o_{_{0}} d_{_{2_{1}}} d_{_{1}} d_{_{0}} i_{_{5_{_{1}}} i_{_{4}}} i_{_{3}} i_{_{2_{_{1}}}} i_{_{1}} i_{_{0}}} 0$	$c_{3}^{}c_{2}^{}i_{15}^{}i_{14}^{}i_{13}^{}i_{12}^{}d_{5}^{}d_{4}^{}d_{3}^{}i_{11}^{}i_{10}^{}i_{9}^{}i_{8}^{}i_{7}^{}i_{6}^{}$
16	$\boxed{1 \left[\mathbf{c}_{_{1}} \mathbf{c}_{_{0}} \mathbf{o}_{_{3_{1}}} \mathbf{o}_{_{2_{1}}} \mathbf{o}_{_{0}} \mathbf{o}_{_{5_{5}}} \mathbf{s}_{_{4_{1}}} \mathbf{s}_{_{3}} \mathbf{s}_{_{2_{1}}} \mathbf{s}_{_{1_{1}}} \mathbf{s}_{_{0}} \mathbf{b}_{_{2_{1}}} \mathbf{b}_{_{1_{1}}} \mathbf{b}_{_{0}} 0\right]}$	$c_{3}^{}c_{2}^{}s_{15}^{}s_{14}^{}s_{13}^{}s_{12}^{}s_{11}^{}s_{10}^{}s_{9}^{}s_{8_{1}}^{}s_{7_{1}}^{}s_{6}^{}b_{5_{1}}^{}b_{4_{1}}^{}s_{3}^{}$
17	$\boxed{1 \left[\mathbf{c}_{_{1}}\mathbf{c}_{_{0}}\right] \mathbf{o}_{_{3_{1}}}\mathbf{o}_{_{2_{1}}}\mathbf{o}_{_{0}}\mathbf{o}_{_{1}}\mathbf{s}_{_{8_{1}}}\mathbf{s}_{_{7_{1}}}\mathbf{s}_{_{6}}\mathbf{s}_{_{5_{1}}}\mathbf{s}_{_{4_{1}}}\mathbf{s}_{_{3}}\mathbf{s}_{_{2_{1}}}\mathbf{s}_{_{1_{1}}}\mathbf{s}_{_{0}}0}$	$c_{3}^{}c_{2}^{}s_{21}^{}s_{20}^{}s_{19}^{}s_{18}^{}s_{17}^{}s_{16}^{}s_{15}^{}s_{14}^{}s_{13}^{}s_{15}^{}s_{19}^{}s_{9}^{}$
	$o_n \dots o_0$ Opcode i_n .	b ₀ Second source registeri ₀ Unsigned immediates ₀ Unsigned immediate

Figure 3.2. AAP 32-bit instruction formats.

Longer instruction formats are possible by setting the top bit of the second word to 1. By repeating this, instructions of arbitrary length are possible.

3.3. Summary of Instructions

3.3.1. 16-bit Instructions of AAP

- Table 3.1 lists all the 16-bit ALU instructions, which have class **00**;
- Table 3.2 lists all the 16-bit load/store instructions, which have class **01**;
- Table 3.3 lists all the 16-bit branch/jump instructions, which have class 10; and
- Table 3.4 lists all the 16-bit miscellaneous instructions, which have class **11**.

Opcode	Format	Encoding	Description
NOP R _d ,I	5	0000000dddiiiii	No operation



Opco	de	Format	Encoding	Description
ADD	R_d , R_a , R_b	1	0000001dddaaabbb	Unsigned add
SUB	R_d , R_a , R_b	1	0000010dddaaabbb	Unsigned subtract
AND	R_d , R_a , R_b	1	0000011dddaaabbb	Bitwise AND
OR	R_d , R_a , R_b	1	0000100dddaaabbb	Bitwise OR
XOR	R_d , R_a , R_b	1	0000101dddaaabbb	Bitwise exclusive OR
ASR	R_{d} , R_{a} , R_{b}	1	0000110dddaaabbb	Arithmetic shift right
LSL	R_d , R_a , R_b	1	0000111dddaaabbb	Logical shift left
LSR	R_d , R_a , R_b	1	0001000dddaaabbb	Logical shift right
MOV	R_{d} , R_{a}	1	0001001dddaaa000	Move register to register
ADDI	R _d ,R _a ,#I	2	0001010dddaaaiii	Unsigned add immediate
SUBI	R _d ,R _a ,#I	2	0001011dddaaaiii	Unsigned subtract immediate
ASRI	R _d ,R _a ,#I	2	0001100dddaaaiii	Arithmetic shift right immediate
LSLI	R _d ,R _a ,#I	2	0001101dddaaaiii	Logical shift left immediate
LSRI	R _d ,R _a ,#I	2	0001110dddaaaiii	Logical shift right immediate
MOVI	R _d ,#I	5	0001111dddiiiiii	Move immediate to register

Table 3.1. 16-bit ALU instructions

Opco	de	Format	Encoding	Description
LDB	R_d , (R_a, S)	4	0010000dddaaasss	Indexed load byte
LDW	R_d , (R_a , S)	4	0010100dddaaasss	Indexed load word
LDB	R_d , (R_a+,S)	4	0010001dddaaasss	Indexed load byte with postincrement
LDW	R_d , (R_a+,S)	4	0010101dddaaasss	Indexed load word with postincrement
LDB	R_d , $(-R_a, S)$	4	0010010dddaaasss	Indexed load byte with predecrement
LDW	R _d , (-R _a ,S)	4	0010110dddaaasss	Indexed load word with predecrement
STB	(R _d ,S),R _a	4	0011000dddaaasss	Indexed store byte
STW	(R _d ,S),R _a	4	0011100dddaaasss	Indexed store word
STB	(R _d +,S),R _a	4	0011001dddaaasss	Indexed store byte with postincrement
STW	(R _d +,S),R _a	4	0011101dddaaasss	Indexed store word with postincrement
STB	(-R _d ,S),R _a	4	0011010dddaaasss	Indexed store byte with predecrement
STW	(-R _d ,S),R _a	4	0011110dddaaasss	Indexed store word with predecrement

Table 3.2. 16-bit load/store instructions

Opcode		Format	Encoding	Description
BRA	S	7	0100000ssssssss	Relative branch
BAL	S,R _b	6	0100001ssssssbbb	Relative branch and link
BEQ	S, R _a , R _b	3	0100010sssaaabbb	Relative branch if equal
BNE	S, R _a , R _b	3	0100011sssaaabbb	Relative branch if not equal
BLTS	S,R _a ,R _b	3	0100100sssaaabbb	Relative branch if signed less than



Opco	de	Format	Encoding	Description
BLES	S,R _a ,R _b	3	0100101sssaaabbb	Relative branch if signed less than or equal to
BLTU	S,R _a ,R _b	3	0100110sssaaabbb	Relative branch if unsigned less than
BLEU	S,R_a,R_b	3	0100111sssaaabbb	Relative branch if unsigned less than or equal to
ЭМР	R _d	1	0101000ddd000000	Absolute jump
JAL	R_{d} , R_{b}	1	0101001ddd000bbb	Absolute jump and link
JEQ	R_d , R_a , R_b	1	0101010dddaaabbb	Absolute jump if equal
JNE	R_d , R_a , R_b	1	0101011dddaaabbb	Absolute jump if not equal
JLTS	R_d , R_a , R_b	1	0101100dddaaabbb	Absolute jump if signed less than
JLES	R_d , R_a , R_b	1	0101101dddaaabbb	Absolute jump if signed less than or equal to
JLTU	R_d , R_a , R_b	1	0101110dddaaabbb	Absolute jump if unsigned less than
JLEU	R_d , R_a , R_b	1	0101111dddaaabbb	Absolute jump if unsigned less than or equal to

Table 3.3. 16-bit branch/jump instructions

Op	co	de	Format	Encoding	Description
RTE		R_{d}	1	0110000ddd000000	Return from exception

Table 3.4. Miscellaneous 16-bit instructions

3.3.2. 32-bit Instructions of AAP

In the following list, the encoding is shown with the word at the lower address first.

- Table 3.5 lists all the 32-bit ALU instructions, which have class **00xx**;
- Table 3.6 lists all the 32-bit load/store instructions, which have class **01xx**;
- Table 3.7 lists all the 32-bit branch/jump instructions, which have class **10xx**; and
- There are no 32-bit instructions in the miscellaneous class, but if there were, they would have have class **11xx**.

Opco	ode	Format	Encoding	Description
NOP	D I	14	1000000dddiiiii	No energica
NOP	R_d , I	14	0000000dddiiiii	No operation
ADD	D. D. D.	8	1000001dddaaabbb	Unsigned add
ADD	R_d , R_a , R_b	0	0000000dddaaabbb	Onsigned add
SUB	R_d , R_a , R_b	8	1000010dddaaabbb	Unsigned subtract
ЗОВ	$\mathbf{R}_{\mathbf{d}}$, $\mathbf{R}_{\mathbf{a}}$, $\mathbf{R}_{\mathbf{b}}$	0	0000000dddaaabbb	Onsigned subtract
AND	D. D. D.	8	1000011dddaaabbb	Bitwise AND
AND	R_d , R_a , R_b	0	0000000dddaaabbb	Bitwise AND
OR	D. D. D.	8	1000100dddaaabbb	Bitwise OR
UK	R_d , R_a , R_b	0	0000000dddaaabbb	DITWISE OK



Opco	de	Format	Encoding	Description			
XOR	D. D. D.	8	1000101dddaaabbb	Bitwise exclusive OR			
AUR	R_d , R_a , R_b	0	0000000dddaaabbb	Bitwise exclusive OK			
ASR	R_d , R_a , R_b	8	1000110dddaaabbb	Arithmetic shift right			
ASK	$\kappa_{\rm d}$, $\kappa_{\rm a}$, $\kappa_{\rm b}$	0	0000000dddaaabbb	Artifiliede siint right			
LSL	R_d , R_a , R_b	8	1000111dddaaabbb	Logical shift left			
	ι _d ,ι _a ,ι _b	0	0000000dddaaabbb	Logical Shift left			
LSR	R_d , R_a , R_b	8	1001000dddaaabbb	Logical shift right			
LJK	rajrajr _b		0000000dddaaabbb	Dogical Sillit Hgilt			
MOV	R_d , R_a	8	1001001dddaaa000	Move register to register			
		, and the second	0000000dddaaa000	ineveregister to register			
ADDI	R_d , R_a , I	11	1001010dddaaaiii	Unsigned add immediate			
	u)a)-		000iiiidddaaaiii	onorgina add miniculate			
SUBI	R_d , R_a , I	11	1001011dddaaaiii	Unsigned subtract immediate			
			000iiiidddaaaiii				
ASRI	R_d , R_a , I	9	1001100dddaaaiii	Arithmetic shift right immediate			
			0000000dddaaaiii				
LSLI	R_d , R_a , I	9	1001101dddaaaiii	Logical shift left immediate			
-			0000000dddaaaiii				
LSRI	R_d , R_a , I	9	1001110dddaaaiii	Logical shift right immediate			
			0000000dddaaaiii				
MOVI	R_d , I	15	1001111dddiiiiii	Move immediate to register			
			000iiiidddiiiiii				
ADDC	R_d , R_a , R_b	8	1000001dddaaabbb	Add with carry			
			0000001dddaaabbb				
SUBC	R_d , R_a , R_b	8	1000010dddaaabbb	Subtract with carry			
			0000001dddaaabbb				
ANDI	R_d , R_a , I	10	1000011dddaaaiii 000iii1dddaaaiii	Bitwise AND immediate			
			1000100dddaaaiii				
ORI	R_d , R_a , I	10	000iii1dddaaaiii	Bitwise OR immediate			
XORI	R_d , R_a , I	10	1000101dddaaaiii 000iii1dddaaaiii	Bitwise exclusive OR immediate			
			PODITITIO GG G G G G G G G G G G G G G G G G G				

Table 3.5. 32-bit ALU instructions

Opco	ode	Format	Encoding	Description
LDB	D (D C)	1.2	1010000dddaaasss	Indexed load buts
LDB	R_d , (R_a, S)	13	000ssssdddaaasss	Indexed load byte



Opco	ode	Format	Encoding	Description
LDW	R_d , (R_a, S)	13	1010100dddaaasss	Indexed load word
LDW		15	000ssssdddaaasss	indexed load word
LDB	R_d , $(R_a + S)$	13	1010001dddaaasss	Indexed load byte with postincrement
	Ita (Ita 1 50)	15	000ssssdddaaasss	indexed load byte with postmerement
LDW	R_d , $(R_a + S)$	13	1010101dddaaasss	Indexed load word with postincrement
LDW	Ita (Ita 150)	15	000ssssdddaaasss	indexed load word with postmerement
LDB	R_d , $(-R_a, S)$	13	1010010dddaaasss	Indexed load byte with predecrement
	Taj(Rajo)	10	000ssssdddaaasss	indexed load byte with predecrement
LDW	R_{d} , $(-R_{a}, S)$	13	1010110dddaaasss	Indexed load word with predecrement
		10	000ssssdddaaasss	macaca load word with predecrement
STB	$(R_d,S),R_a$	13	1011000dddaaasss	Indexed store byte
	(1-d) ~ / / 1-d	10	000ssssdddaaasss	indexed stere syte
STW	(R_d,S) , R_a	13	1011100dddaaasss	Indexed store word
	(u)/a		000ssssdddaaasss	
STB	(R_d+,S) , R_a	13	1011001dddaaasss	Indexed store byte with postincrement
	(u-)a		000ssssdddaaasss	
STW	(R_d+,S) , R_a	13	1011101dddaaasss	Indexed store word with postincrement
	(u-)a		000ssssdddaaasss	
STB	$(-R_d,S)$, R_a	13	1011010dddaaasss	Indexed store byte with predecrement
	(- u) - / j - · a		000ssssdddaaasss	The state of the s
STW	(-R _d ,S),R _a	13	1011111dddaaasss	Indexed store word with predecrement
	(- u)~/).·a		000ssssdddaaasss	masted store word with prodoctoment

Table 3.6. 32-bit load/store instructions

Opco	de	Format	Encoding	Description
DDA	S	177	1100000ssssssss	D-1-4: 1
BRA	5	17	000ssssssssssss	Relative branch
DAL	C D	16	1100001ssssssbbb	Relative branch and link
BAL	S, R_b	16	000sssssssssbbb	Relative branch and link
DEO.	C D D	10	1100010sssaaabbb	Polative branch if equal
BEQ	S, R_a, R_b	12	000sssssssaaabbb	Relative branch if equal
DNE	C D D	12	1100011sssaaabbb	Polative branch if not equal
BNE	S, R_a, R_b	12	000sssssssaaabbb	Relative branch if not equal
DI TC	C D D	12	1100100sssaaabbb	Delative branch if signed less than
DLIS	S,R_a,R_b	12	000sssssssaaabbb	Relative branch if signed less than
BLES	C D D	10	1100101sssaaabbb	Relative branch if signed less than or
DLES	S, R_a, R_b	12	000sssssssaaabbb	equal to



Opco	de	Format	Encoding	Description					
BLTU	S,R_a,R_b	12	1100110sssaaabbb 000sssssssaaabbb	Relative branch if unsigned less than					
BLEU	S,R_a,R_b	12	1100111sssaaabbb 000sssssssaaabbb	Relative branch if unsigned less than or equal to					
ЭМР	R _d	8	1101000ddd000000 0000000ddd000000	Absolute jump					
JAL	R_d , R_b	8	1101001ddd000bbb 0000000ddd000bbb	Absolute jump and link					
JEQ	R_d , R_a , R_b	8	1101010dddaaabbb 0000000dddaaabbb	Absolute jump if equal					
JNE	R_d , R_a , R_b	8	1101011dddaaabbb 0000000dddaaabbb	Absolute jump if not equal					
JLTS	R_d , R_a , R_b	8	1101100dddaaabbb 0000000dddaaabbb	Absolute jump if signed less than					
JLES	R_d , R_a , R_b	8	1101101dddaaabbb 0000000dddaaabbb	Absolute jump if signed less than or equal to					
JLTU	R_d , R_a , R_b	8	1101110dddaaabbb 0000000dddaaabbb	Absolute jump if unsigned less than					
JLEU	R_d , R_a , R_b	8	1101111dddaaabbb 0000000dddaaabbb	Absolute jump if unsigned less than or equal to					
JMPL	R _d	8	1101000ddd000000 0000001ddd000000	Absolute jump long					
JALL	R_d , R_b	8	1101001ddd000bbb 0000001ddd000bbb	Absolute jump long and link					
JEQL	R_d , R_a , R_b	8	1101010dddaaabbb 0000001dddaaabbb	Absolute jump long if equal					
JNEL	R_d , R_a , R_b	8	1101011dddaaabbb 0000001dddaaabbb	Absolute jump long if not equal					
JLTSL	R_d , R_a , R_b	8	1101100dddaaabbb 0000001dddaaabbb	Absolute jump long if signed less than					
JLESL	R_d , R_a , R_b	8	1101101dddaaabbb 0000001dddaaabbb	Absolute jump long if signed less than or equal to					
JLTUL	R_d , R_a , R_b	8	1101110dddaaabbb 0000001dddaaabbb	Absolute jump long if unsigned less than					
JLEUL	R_d , R_a , R_b	8	1101111dddaaabbb 0000001dddaaabbb	Absolute jump long if unsigned less than or equal to					


Table 3.7. 32-bit branch/jump instructions



3.4. Detailed Descriptions of 16-bit ALU Instructions

3.4.1. NOP: No Operation

Encoding (format 5):



Syntax:

NOP
$$R_d$$
, I

Constraints:

 $d \leq 7$

I ≤ 63

Outcome:

$$PC \leftarrow PC + 1$$

Notes:

This opcode may trigger side-effects in implementations, depending on the value of I, particularly when simulating (see Section 2.3).

All implementations should use d = 0, I = 0 as the break instruction for debugging, which should halt the processor.

All implementations should use d = 0, I = 1 as a true no-operation instruction.

The rationale behind this decision is that in an erroneous program, the most likely value to be encountered as a random instruction is zero, which will stop the processor.

3.4.2. ADD: Unsigned Add

Encoding (format 1):

0	0	0	0	0	0	1	d_2	d_1	$d_0 \\$	\mathbf{a}_2	a_1	a_0	b_2	b_1	b_0
---	---	---	---	---	---	---	-------	-------	----------	----------------	-------	-------	-------	-------	-------

Syntax:

ADD
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

d ≤ 7


Outcome:

$$R_d \leftarrow R_a + R_b$$

carry \leftarrow (($R_a + R_b$) $\geq 2^{16}$) ? 1 : 0
 $PC \leftarrow PC + 1$

3.4.3. SUB: Unsigned Subtract

Encoding (format 1):



Syntax:



SUB R_d , R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

 $d \le 7$

Outcome:


$$R_d \leftarrow R_a - R_b$$

carry
$$\leftarrow$$
 ($R_b > R_a$) ? 1:0

$$PC \leftarrow PC + 1$$

3.4.4. AND: Bitwise AND

Encoding (format 1):



Syntax:

AND
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

 $d \le 7$


Outcome:

$$R_d \leftarrow R_a \& R_b$$

$$PC \leftarrow PC + 1$$

3.4.5. OR: Bitwise OR

Encoding (format 1):



Syntax:

OR
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

 $b \le 7$

 $d \le 7$

Outcome:

$$R_d \leftarrow R_a \ | \ R_b$$

$$PC \leftarrow PC + 1$$

3.4.6. XOR: Bitwise Exclusive OR

Encoding (format 1):



0	0	0	0	1	0	1	d_2	d_1	d_0	a_2	a_1	a_0	b_2	b ₁	b ₀
---	---	---	---	---	---	---	-------	-------	-------	-------	-------	-------	-------	----------------	----------------

Syntax:

XOR
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

 $d \le 7$


Outcome:

$$R_d \leftarrow R_a \land R_b$$

$$PC \leftarrow PC + 1$$

3.4.7. ASR: Arithmetic Shift Right

Encoding (format 1):



Syntax:

ASR
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

 $b \le 7$

 $d \le 7$

Outcome:

$$R_d \leftarrow$$
 (R_a | (carry << 16)) >> R_b)

$$carry \leftarrow 0$$

$$PC \leftarrow PC + 1$$


Notes:

If $R_b \ge 17$ the result in R_d will be zero.

The carry flag is always cleared, even if a shift of zero is specified.

3.4.8. LSL: Logical Shift Left

Encoding (format 1):



Syntax:

LSL
$$R_d$$
, R_a , R_b

Constraints:

 $a \le 7$

b ≤ 7



 $d \le 7$

Outcome:

$$R_d \leftarrow R_a << R_b$$


$$PC \leftarrow PC + 1$$

Notes:

If $R_b \ge 16$ the result in R_d will be zero.

3.4.9. LSR: Logical Shift Right

Encoding (format 1):



Syntax:

LSR
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

 $b \le 7$

d ≤ 7

Outcome:

$$R_d \leftarrow R_a >> R_b$$


$$PC \leftarrow PC + 1$$

Notes:

If $R_b \ge 16$ the result in R_d will be zero.

3.4.10. MOV: Move Register to Register

Encoding (format 1):



Syntax:

MOV
$$R_d$$
, R_a

Constraints:

 $a \le 7$

 $d \le 7$


Outcome:

$$R_d \leftarrow R_a$$

$$PC \leftarrow PC + 1$$

3.4.11. ADDI: Unsigned Add Immediate

Encoding (format 2):





Syntax:

ADDI
$$R_d$$
, R_a , I

Constraints:

a ≤ 7

 $d \le 7$

 $I \leq 7$

Outcome:

$$R_d \leftarrow R_a + I$$


carry \leftarrow (($R_a + I$) $\geq 2^{16}$) ? 1 : 0
 $PC \leftarrow PC + 1$

Notes:

Adding constant zero can be used to clear the carry flag.

3.4.12. SUBI: Unsigned Subtract Immediate

Encoding (format 2):



Syntax:

SUBI
$$R_d$$
, R_a , I

Constraints:

a ≤ 7

 $d \le 7$

 $I \leq 7$


Outcome:

$$R_d \leftarrow R_a - I$$

 $carry \leftarrow (I > R_a) ? 1 : 0$
 $PC \leftarrow PC + 1$

3.4.13. ASRI: Arithmetic Shift Right Immediate

Encoding (format 2):



Syntax:

ASRI
$$R_d$$
, R_a , I

Constraints:

a ≤ 7

 $d \le 7$

 $1 \le I \le 8$

Outcome:



$$R_d \leftarrow (R_a \mid (carry << 16)) >> I)$$


 $carry \leftarrow 0$
 $PC \leftarrow PC + 1$

Notes:

The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000_2 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

3.4.14. LSLI: Logical Shift Left Immediate

Encoding (format 2):



Syntax:

LSLI
$$R_d$$
, R_a , I

Constraints:

a ≤ 7

d ≤ 7

 $1 \le I \le 8$

Outcome:

$$R_d \leftarrow R_a \ll I$$


$$PC \leftarrow PC + 1$$

Notes:

The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000_2 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

3.4.15. LSRI: Logical Shift Right Immediate

Encoding (format 2):



Syntax:

LSRI
$$R_d$$
, R_a , I

Constraints:

a ≤ 7

d ≤ 7

 $1 \le I \le 8$

Outcome:

$$R_d \leftarrow R_a >> I$$

$$PC \leftarrow PC + 1$$


Notes:



The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000_2 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

3.4.16. MOVI: Move Immediate to Register

Encoding (format 5):



Syntax:

MOVI
$$R_d$$
, I

Constraints:

d ≤ 7

I ≤ 63

Outcome:


$$R_d \leftarrow I$$

$$PC \leftarrow PC + 1$$

3.5. Detailed Descriptions of 16-bit Load/Store Instructions

3.5.1. LDB: Indexed Load Byte

Encoding (format 4):



Syntax:

Constraints:

 $d \le 7$

$$-4 \le S \le 3$$

Outcome:

$$R_d \leftarrow dmem[R_a + SignExt(S)]$$


$$PC \leftarrow PC + 1$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.2. LDW: Indexed Load Word

Encoding (format 4):



Syntax:

Constraints:



$$d \le 7$$

$$-4 \le S \le 3$$

Outcome:

$$R_d \leftarrow dmem [R_a + SignExt(S)] \mid (dmem[R_a + SignExt(S) + 1] << 8)$$


 $PC \leftarrow PC + 1$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.3. LDB: Indexed Load Byte with Postincrement

Encoding (format 4):



Syntax:

LDB
$$R_d$$
, (R_a+,S)

Constraints:

$$d \le 7$$

$$-4 \le S \le 3$$

Outcome:

$$R_d \leftarrow dmem[R_a + SignExt(S)]$$


 $R_a \leftarrow R_a + SignExt(S)$
 $PC \leftarrow PC + 1$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.4. LDW: Indexed Load Word with Postincrement

Encoding (format 4):



Syntax:

LDW
$$R_d$$
, (R_a+,S)

Constraints:

$$d \le 7$$

$$-4 \le S \le 3$$

Outcome:

$$\begin{split} R_d \leftarrow dmem[R_a + SignExt(S)] \mid (dmem[R_a + SignExt(S) + 1] << 8) \\ R_a \leftarrow R_a + SignExt(S) \\ PC \leftarrow PC + 1 \end{split}$$


Notes:



This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.5. LDB: Indexed Load Byte with Predecrement

Encoding (format 4):



Syntax:

LDB
$$R_d$$
, $(-R_a, S)$

Constraints:

 $d \le 7$

 $-4 \le S \le 3$

Outcome:

 $R_a \leftarrow R_a - SignExt(S)$

 $R_d \leftarrow dmem[R_a]$

 $PC \leftarrow PC + 1$


Notes:

For the avoidance of doubt, the decrement of R_a is carried out *before* R_a is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.6. LDW: Indexed Load Word with Predecrement

Encoding (format 4):



Syntax:

LDW
$$R_d$$
, $(-R_a, S)$

Constraints:

 $d \le 7$

 $-4 \le S \le 3$

Outcome:

$$R_a \leftarrow R_a - SignExt(S)$$

$$R_d \leftarrow dmem[R_a] \mid (dmem[R_a + 1] << 8)$$

$$PC \leftarrow PC + 1$$

Notes:


For the avoidance of doubt, the decrement of R_a is carried out *before* R_a is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.



3.5.7. STB: Indexed Store Byte

Encoding (format 4):



Syntax:

Constraints:

 $d \le 7$

 $-4 \le S \le 3$

Outcome:

$$dmem[R_d + SignExt(S)] \leftarrow (R_a \& 255)$$


$$PC \leftarrow PC + 1$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.8. STW: Indexed Store Word

Encoding (format 4):



Syntax:

Constraints:

d ≤ 7

 $-4 \le S \le 3$

Outcome:


$$\begin{aligned} & dmem[R_d + SignExt(S)] \leftarrow (R_a \& 255) \\ & dmem[R_d + SignExt(S) + 1] \leftarrow (R_a >> 8) \\ & PC \leftarrow PC + 1 \end{aligned}$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.9. STB: Indexed Store Byte with Postincrement

Encoding (format 4):



Syntax:

STB
$$(R_d+,S),R_a$$

Constraints:



$$d \le 7$$

$$-4 \le S \le 3$$

Outcome:


$$\begin{aligned} & dmem[R_d + SignExt(S)] \leftarrow (R_a \ \& \ 255) \\ & R_d \leftarrow R_d + SignExt(S) \\ & PC \leftarrow PC + 1 \end{aligned}$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.10. STW: Indexed Store Word with Postincrement

Encoding (format 4):



Syntax:

STW
$$(R_d+,S),R_a$$

Constraints:

$$d \le 7$$

$$-4 \le S \le 3$$

Outcome:


$$\begin{aligned} & dmem[R_d + SignExt(S)] \leftarrow (R_a \& 255) \\ & dmem[R_d + SignExt(S) + 1] \leftarrow (R_a >> 8) \\ & R_d \leftarrow R_d + SignExt(S) \\ & PC \leftarrow PC + 1 \end{aligned}$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.11. STB: Indexed Store Byte with Predecrement

Encoding (format 4):



Syntax:

Constraints:

$$d \le 7$$

$$-4 \le S \le 3$$

Outcome:

$$R_d \leftarrow R_d - SignExt(S)$$



$$dmem[R_d] \leftarrow (R_a \& 255)$$

$$PC \leftarrow PC + 1$$

Notes:

For the avoidance of doubt, the decrement of R_a is carried out *before* R_a is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.5.12. STW: Indexed Store Word with Predecrement

Encoding (format 4):

0	0	1	1	1	1	0	d_2	d_1	d_0	\mathbf{a}_2	a_1	a_0	s_2	s_1	s_0
---	---	---	---	---	---	---	-------	-------	-------	----------------	-------	-------	-------	-------	-------

Syntax:

STW
$$(-R_d,S),R_a$$

Constraints:

$$d \le 7$$
$$-4 \le S \le 3$$

Outcome:

$$R_d \leftarrow R_d$$
 - SignExt(S)
dmem[R_d] \leftarrow (R_a & 255)
dmem[R_d + 1] \leftarrow (R_a >> 8)
PC \leftarrow PC + 1

Notes:

For the avoidance of doubt, the decrement of R_a is carried out *before* R_a is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.6. Detailed Descriptions of 16-bit Branch/Jump Instructions



Note

The only branch/jump comparisons provided are for "equal", "not equal", "less than" and "greater than". Branch/jump comparisons for "less than or equal" and "greater than or equal" can be provided by using "greater than" and "less than" respectively in the opposite direction."

Purists will point out that this reduces the opportunity for branch prediction and pipeline preservation. However the limited instruction space means not all opcodes can be provided.

3.6.1. BRA: Relative Branch

Encoding (format 7):



Syntax:



BRA S

Constraints:

 $-256 \le S \le 255$

Outcome:

$$PC \leftarrow PC + SignExt(S)$$

Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.6.2. BAL: Relative Branch and Link

Encoding (format 6):



Syntax:

BAL S, Rb

Constraints:

b ≤ 7

 $-32 \le S \le 31$

Outcome:

$$R_b \leftarrow PC + 1$$

$$PC \leftarrow PC + SignExt(S)$$

Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.6.3. BEQ: Relative Branch if Equal

Encoding (format 3):



Syntax:

BEQ
$$S, R_a, R_b$$

Constraints:

 $a \le 7$

 $b \le 7$

 $-4 \le S \le 3$

Outcome:

$$PC \leftarrow (R_a = R_b) ? PC + SignExt(S) : PC + 1$$




Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.6.4. BNE: Relative Branch if Not Equal

Encoding (format 3):



Syntax:

BNE
$$S, R_a, R_b$$

Constraints:

a ≤ 7

 $b \le 7$

 $-4 \le S \le 3$

Outcome:

$$PC \leftarrow (R_a \neq R_b)$$
? $PC + SignExt(S) : PC + 1$

Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.6.5. BLTS: Relative Branch if Signed Less Than

Encoding (format 3):



Syntax:

BLTS
$$S, R_a, R_b$$

Constraints:

a ≤ 7

 $b \le 7$

 $-4 \le S \le 3$

Outcome:

$$PC \leftarrow (R_a < R_b)$$
? $PC + SignExt(S) : PC + 1$

Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.


Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.



3.6.6. BLES: Relative Branch if Signed Less Than or Equal To

Encoding (format 3):



Syntax:

Constraints:

a ≤ 7

b ≤ 7

 $-4 \le S \le 3$

Outcome:

$$PC \leftarrow (R_a \le R_b)$$
? $PC + SignExt(S) : PC + 1$

Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.6.7. BLTU: Relative Branch if Unsigned Less Than

Encoding (format 3):



Syntax:

BLTU
$$S, R_a, R_b$$

Constraints:

a ≤ 7

 $b \le 7$

 $-4 \le S \le 3$

Outcome:

$$PC \leftarrow (R_a < R_b)$$
? $PC + SignExt(S) : PC + 1$

Notes:


The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.6.8. BLEU: Relative Branch if Unsigned Less Than or Equal To

Encoding (format 3):





Syntax:

BLEU S, R_a, R_b

Constraints:

a ≤ 7

b ≤ 7

 $-4 \le S \le 3$

Outcome:

$$PC \leftarrow (R_a \le R_b)$$
? $PC + SignExt(S) : PC + 1$

Notes:


The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.6.9. JMP: Absolute Jump

Encoding (format 1):



Syntax:

 $\mathsf{JMP}\ R_d$

Constraints:

 $d \le 7$

Outcome:

$$PC \leftarrow R_d$$


Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

3.6.10. JAL: Absolute Jump and Link

Encoding (format 1):



Syntax:

JAL
$$R_d$$
, R_b

Constraints:

b ≤ 7

 $d \le 7$

Outcome:



$$R_b \leftarrow PC + 1$$

$$PC \leftarrow R_d$$


Notes:

Remember that the program counter is a word address, so the value in R_{d} should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

3.6.11. JEQ: Absolute Jump if Equal

Encoding (format 1):



Syntax:

JEQ
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

 $d \le 7$

Outcome:

$$PC \leftarrow (R_a = R_b) ? R_d : PC + 1$$


Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.6.12. JNE: Absolute Jump if Not Equal

Encoding (format 1):



Syntax:

JNE
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

 $d \le 7$

Outcome:

$$PC \leftarrow (R_a \neq R_b) ? R_d : PC + 1$$

Notes:


Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.



3.6.13. JLTS: Absolute Jump if Signed Less Than

Encoding (format 1):



Syntax:

JLTS
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

 $d \le 7$

Outcome:

$$PC \leftarrow (R_a < R_b) ? R_d : PC + 1$$

Notes:


The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.6.14. JLES: Absolute Jump if Signed Less Than or Equal To

Encoding (format 1):



Syntax:

JLES
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 7

b ≤ 7

 $d \le 7$

Outcome:

$$PC \leftarrow (R_a \le R_b) ? R_d : PC + 1$$

Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.6.15. JLTU: Absolute Jump if Unsigned Less Than

Encoding (format 1):



0 1 0 1 1 1 0 d₂ **d**₁ **d**₀ **a**₂ **a**₁ **a**₀ **b**₂ **b**₁ **b**₀

Syntax:

JLTU R_d , R_a , R_b

Constraints:

a ≤ 7

 $b \le 7$

 $d \le 7$

Outcome:

$$PC \leftarrow (R_a < R_b) ? R_d : PC + 1$$

Notes:


The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.6.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To

Encoding (format 1):



Syntax:

JLEU R_d , R_a , R_b

Constraints:

a ≤ 7

 $b \le 7$

 $d \le 7$

Outcome:

$$PC \leftarrow (R_a \le R_b) ? R_d : PC + 1$$

Notes:

The comparison between R_a and R_b is an unsigned comparison.


Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.7. Detailed Descriptions of 16-bit Miscellaneous Instructions

3.7.1. RTE: Return from Exception

Encoding (format 1):





RTE R_d

Constraints:

 $d \leq 7$

Outcome:

$$PC \leftarrow R_d$$

Notes:

This opcode is not fully defined, pending agreement on the exception mechanism for AAP.

3.8. Detailed Descriptions of 32-bit ALU Instructions

At this time, this section is incomplete.

3.8.1. NOP: No Operation

Encoding (format 14, first word at lower address):

1	0	0	0	0	0	0	d_2	d_1	d_0	i 5	i ₄	i ₃	i_2	i ₁	i ₀
0	0	0	0	0	0	0	d_5	d ₄	d ₃	i ₁₁	i ₁₀	i 9	i ₈	i_7	i_6

Syntax:

NOP R_d , I

Constraints:

 $d \le 63$

I ≤ 4095

Outcome:

$$PC \leftarrow PC + 1$$

Notes:

This opcode may trigger side-effects in implementations, depending on the value of I, particularly when simulating (see Section 2.3).

There are no conventions for any values of d or I for the 32-bit version of NOP.

3.8.2. ADD: Unsigned Add

Encoding (format 8, first word at lower address):

1	0	0	0	0	0	1	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
e	0	0	0	0	0	0	d_5	d ₄	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

ADD
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

d ≤ 63



Outcome:

$$R_d \leftarrow R_a + R_b$$

carry \leftarrow (($R_a + R_b$) $\geq 2^{16}$) ? 1 : 0
 $PC \leftarrow PC + 2$

3.8.3. SUB: Unsigned Subtract

Encoding (format 8, first word at lower address):

1	0	0	0	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	d_4	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

SUB
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$R_d \leftarrow R_a - R_b$$

 $carry \leftarrow (R_b > R_a) ? 1 : 0$
 $PC \leftarrow PC + 2$

3.8.4. AND: Bitwise AND

Encoding (format 8, first word at lower address):

1	0	0	0	0	1	1	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	d_4	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

AND
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$R_d \leftarrow R_a & R_b$$
 $PC \leftarrow PC + 2$

3.8.5. OR: Bitwise OR

1	0	0	0	1	0	0	d_2	d_1	d_0	a_2	a_1	a_0	b_2	b ₁	b ₀
---	---	---	---	---	---	---	-------	-------	-------	-------	-------	-------	-------	----------------	----------------



0	0	0	0	0	0	0	d_5	d_4	d_3	a_5	a ₄	a ₃	b_5	b_4	b ₃	
---	---	---	---	---	---	---	-------	-------	-------	-------	-----------------------	----------------	-------	-------	----------------	--

OR
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$R_d \leftarrow R_a \mid R_b$$

$$PC \leftarrow PC + 2$$

3.8.6. XOR: Bitwise Exclusive OR

Encoding (format 8, first word at lower address):

1	L	0	0	0	1	0	1	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
(9	0	0	0	0	0	0	d_5	d_4	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

XOR
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

 $b \le 63$

 $d \le 63$

Outcome:

$$R_d \leftarrow R_a \land R_b$$

$$PC \leftarrow PC + 2$$

3.8.7. ASR: Arithmetic Shift Right

Encoding (format 8, first word at lower address):

1	0	0	0	1	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

$$\textbf{ASR} \ R_d \textbf{,} R_a \textbf{,} R_b$$

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:



$$R_d \leftarrow (R_a \mid (carry << 16)) >> R_b)$$

 $carry \leftarrow 0$

$$PC \leftarrow PC + 2$$

Notes:

If $R_b \ge 17$ the result in R_d will be zero.

The carry flag is always cleared, even if a shift of zero is specified.

3.8.8. LSL: Logical Shift Left

Encoding (format 8, first word at lower address):

1	0	0	0	1	1	1	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	$\overline{d_4}$	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

LSL
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

 $b \le 63$

 $d \le 63$

Outcome:

$$R_d \leftarrow R_a << R_b$$

$$PC \leftarrow PC + 2$$

Notes:

If $R_b \ge 16$ the result in R_d will be zero.

3.8.9. LSR: Logical Shift Right

Encoding (format 8, first word at lower address):

1	0	0	1	0	0	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

LSR
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

 $b \le 63$

 $\mathrm{d} \leq 63$

Outcome:

$$R_d \leftarrow R_a >> R_b$$

$$PC \leftarrow PC + 2$$



Notes:

If $R_b \ge 16$ the result in R_d will be zero.

3.8.10. MOV: Move Register to Register

Encoding (format 8, first word at lower address):

1	0	0	1	0	0	1	d_2	d_1	d_0	a_2	a_1	a ₀	0	0	0
0	0	0	0	0	0	0	d_5	d_4	d ₃	a ₅	a ₄	a ₃	0	0	0

Syntax:

MOV R_d , R_a

Constraints:

a ≤ 63

 $d \le 63$

Outcome:

$$R_d \leftarrow R_a$$

$$PC \leftarrow PC + 2$$

3.8.11. ADDI: Unsigned Add Immediate

Encoding (format 11, first word at lower address):

1	0	0	1	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	i_2	i_1	i_0
0	0	0	i ₉	i ₈	i_7	i ₆	d_5	d_4	d_3	a ₅	a ₄	a ₃	i ₅	i ₄	i ₃

Syntax:

ADDI
$$R_d$$
, R_a , I

Constraints:

a ≤ 63

 $d \le 63$

I ≤ 63

Outcome:

$$R_d \leftarrow R_a + I$$

 $carry \leftarrow ((R_a + I) \ge 2^{16})?1:0$
 $PC \leftarrow PC + 2$

Notes:

Adding constant zero can be used to clear the carry flag.

3.8.12. SUBI: Unsigned Subtract Immediate

1	0	0	1	0	1	1	d_2	d_1	d_0	a_2	a ₁	a ₀	i_2	i_1	i_0
0	0	0	i ₉	i ₈	i_7	i ₆	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	i ₅	i ₄	i ₃



SUBI
$$R_d$$
, R_a , I

Constraints:

a ≤ 63

 $d \le 63$

 $I \le 63$

Outcome:

$$R_d \leftarrow R_a - I$$

carry $\leftarrow (I > R_a) ? 1 : 0$
 $PC \leftarrow PC + 2$

3.8.13. ASRI: Arithmetic Shift Right Immediate

Encoding (format 9, first word at lower address):

1	0	0	1	1	0	0	d_2	d_1	d_0	a_2	a ₁	a ₀	\mathbf{i}_2	i_1	i_0
0	0	0	0	0	0	0	d_5	d_4	d ₃	a ₅	a ₄	a ₃	i ₅	i ₄	i ₃

Syntax:

Constraints:

 $a \le 63$

 $d \le 63$

 $1 \le I \le 64$

Outcome:

$$R_d \leftarrow (R_a \mid (carry << 16)) >> I)$$

 $carry \leftarrow 0$
 $PC \leftarrow PC + 2$

Notes:

If $I \ge 17$ the result in R_d will be zero.

The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000000_2 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

3.8.14. LSLI: Logical Shift Left Immediate

Encoding (format 9, first word at lower address):

1	0	0	1	1	0	1	d_2	d_1	d_0	a_2	a ₁	a ₀	i_2	i_1	i_0
0	0	0	0	0	0	0	d_5	d_4	d_3	a ₅	a ₄	a ₃	i_5	i ₄	-i ₃

LSLI
$$R_d$$
, R_a , I



a ≤ 63

 $d \le 63$

 $1 \le I \le 64$

Outcome:

$$R_d \leftarrow R_a \ll I$$

$$PC \leftarrow PC + 2$$

Notes:

If $I \ge 16$ the result in R_d will be zero.

The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000000_2 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

3.8.15. LSRI: Logical Shift Right Immediate

Encoding (format 9, first word at lower address):

1	0	0	1	1	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	i_2	i_1	i_0
0	0	0	0	0	0	0	d_5	d_4	d_3	a ₅	a ₄	a ₃	i_5	i ₄	i ₃

Syntax:

Constraints:

a ≤ 63

 $d \le 63$

 $1 \le I \le 64$

Outcome:

$$R_d \leftarrow R_a >> I$$

$$PC \leftarrow PC + 2$$

Notes:

If $I \ge 16$ the result in R_d will be zero.

The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000000_2 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

3.8.16. MOVI: Move Immediate to Register

Encoding (format 15, first word at lower address):

1	0	0	1	1	1	1	d_2	d_1	d_0	i ₅	i ₄	i_3	i_2	i_1	i_0
0	0	0	i ₁₅	i ₁₄	i ₁₃	i ₁₂	d_5	d_4	d_3	i ₁₁	i ₁₀	i 9	i ₈	i_7	i_6

Syntax:

MOVI R_d,I



 $d \le 63$

 $I \le 65535$

Outcome:

$$R_d \leftarrow I \\$$

$$PC \leftarrow PC + 2$$

3.8.17. ADDC: Unsigned Add with Carry

Encoding (format 8, first word at lower address):

1	0	0	0	0	0	1	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	1	d_5	d ₄	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

ADDC
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

d ≤ 63

Outcome:

$$\begin{aligned} R_d &\leftarrow R_a + R_b + carry \\ carry &\leftarrow ((R_a + R_b + carry) \geq 2^{16})?1:0 \\ PC &\leftarrow PC + 2 \end{aligned}$$

3.8.18. SUBC: Unsigned Subtract with Carry

Encoding (format 8, first word at lower address):

1	0	0	0	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	1	d_5	d ₄	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

SUBC
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$R_d \leftarrow R_a$$
 - R_b - carry
$$carry \leftarrow ((R_b + carry) > R_a) ? 1 : 0$$

$$PC \leftarrow PC + 2$$



3.8.19. ANDI: Bitwise AND Immediate

Encoding (format 10, first word at lower address):

1	0	0	0	0	1	1	d_2	d_1	d_0	\mathbf{a}_2	a ₁	a ₀	i_2	i_1	i_0
0	0	0	i ₈	i_7	i ₆	1	d_5	d_4	d_3	a ₅	a ₄	a ₃	i_5	i ₄	i_3

Syntax:

ANDI
$$R_d$$
, R_a , I

Constraints:

a ≤ 63

 $d \le 63$

I ≤ 511

Outcome:

$$R_d \leftarrow R_a \And I$$

$$PC \leftarrow PC + 2$$

3.8.20. ORI: Bitwise OR immediate

Encoding (format 10, first word at lower address):

1	0	0	0	1	0	0	d_2	d_1	d_0	\mathbf{a}_2	a_1	a ₀	i_2	i_1	i_0
0	0	0	i ₈	i_7	i ₆	1	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	i ₅	i ₄	i ₃

Syntax:

ORI
$$R_d$$
, R_a , I

Constraints:

a ≤ 63

 $d \le 63$

 $I \le 511$

Outcome:

$$R_d \leftarrow R_a \ | \ I$$

$$PC \leftarrow PC + 2$$

3.8.21. XORI: Bitwise Exclusive OR Immediate

Encoding (format 10, first word at lower address):

1	0	0	0	1	0	1	d_2	d_1	d_0	a_2	a_1	a ₀	i_2	i_1	i_0
0	0	0	i ₈	i ₇	i ₆	1	d_5	d_4	d_3	a ₅	a ₄	a ₃	i ₅	i ₄	i ₃

Syntax:

XORI
$$R_d$$
, R_a , I

Constraints:



a ≤ 63

 $d \le 63$

 $I \leq 511$

Outcome:

$$R_d \leftarrow R_a \wedge I$$

$$PC \leftarrow PC + 2$$

3.9. Detailed Descriptions of 32-bit Load/Store Instructions

3.9.1. LDB: Indexed Load Byte

Encoding (format 13, first word at lower address):

1	0	1	0	0	0	0	d_2	d_1	d_0	a_2	a ₁	a ₀	s_2	s_1	s ₀
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	s ₅	s ₄	s ₃

Syntax:

Constraints:

d ≤ 63

 $-512 \le S \le 511$

Outcome:

$$R_d \leftarrow dmem[R_a + SignExt(S)]$$

$$PC \leftarrow PC + 2$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.2. LDW: Indexed Load Word

Encoding (format 13, first word at lower address):

1	0	1	0	1	0	0	d_2	d_1	d_0	\mathbf{a}_2	a_1	a_0	s_2	s_1	s_0
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d ₄	d_3	a ₅	a ₄	a ₃	s ₅	s ₄	s ₃

Syntax:

LDW
$$R_d$$
, (R_a, S)

Constraints:

 $d \le 63$

 $-512 \le S \le 511$

Outcome:

$$R_d \leftarrow dmem [R_a + SignExt(S)] \mid (dmem[R_a + SignExt(S) + 1] << 8)$$

 $PC \leftarrow PC + 2$



Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.3. LDB: Indexed Load Byte with Postincrement

Encoding (format 13, first word at lower address):

1	0	1	0	0	0	1	d_2	d_1	d_0	a_2	a ₁	a_0	s_2	s_1	s ₀
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d_4	d_3	a ₅	a ₄	a ₃	s ₅	84	s ₃

Syntax:

LDB
$$R_d$$
, (R_a+,S)

Constraints:

 $d \le 63$

$$-512 \le S \le 511$$

Outcome:

$$R_d \leftarrow dmem[R_a + SignExt(S)]$$

 $R_a \leftarrow R_a + SignExt(S)$

$$PC \leftarrow PC + 2$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.4. LDW: Indexed Load Word with Postincrement

Encoding (format 13, first word at lower address):

1	0	1	0	1	0	1	d_2	d_1	d_0	a_2	a ₁	a ₀	s_2	s_1	s ₀
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d_4	d_3	a ₅	a ₄	a ₃	s ₅	S ₄	s ₃

Syntax:

LDW
$$R_d$$
, (R_a+,S)

Constraints:

 $d \le 63$

$$-512 \le S \le 511$$

Outcome:

$$\begin{split} R_d \leftarrow dmem \; [R_a + SignExt(S)] \; | \; (dmem[R_a + SignExt(S) + 1] << 8) \\ R_a \leftarrow R_a + SignExt(S) \\ PC \leftarrow PC + 2 \end{split}$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.



3.9.5. LDB: Indexed Load Byte with Predecrement

Encoding (format 13, first word at lower address):

1	0	1	0	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	s_2	s_1	s_0
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d_4	d_3	a ₅	a ₄	a ₃	s ₅	s ₄	s ₃

Syntax:

LDB
$$R_d$$
, (- R_a , S)

Constraints:

$$d \le 63$$

-512 \le S \le 511

Outcome:

$$R_a \leftarrow R_a - SignExt(S)$$

$$R_d \leftarrow dmem[R_a]$$

$$PC \leftarrow PC + 2$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.6. LDW: Indexed Load Word with Predecrement

Encoding (format 13, first word at lower address):

1	0	1	0	1	1	0	d_2	d_1	d_0	a_2	a_1	a_0	s_2	s_1	s ₀
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	s ₅	S 4	s ₃

Syntax:

Constraints:

$$d \le 63$$

$$-512 \le S \le 511$$

Outcome:

$$R_a \leftarrow R_a$$
 - SignExt(S)
 $R_d \leftarrow dmem [R_a] \mid (dmem[R_a + 1] << 8)$
 $PC \leftarrow PC + 2$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.7. STB: Indexed Store Byte

1	0	1	1	0	0	0	d_2	d_1	d_0	\mathbf{a}_2	a_1	a_0	s_2	s ₁	s ₀
---	---	---	---	---	---	---	-------	-------	-------	----------------	-------	-------	-------	----------------	----------------



0	0	0	S 9	s 8	s ₇	s 6	d_5	d_4	d_3	a ₅	a ₄	a ₃	S 5	S 4	s ₃

STB
$$(R_d, S), R_a$$

Constraints:

 $d \le 63$

 $-512 \le S \le 511$

Outcome:

$$dmem[R_d + SignExt(S)] \leftarrow (R_a \& 255)$$

$$PC \leftarrow PC + 2$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.8. STW: Indexed Store Word

Encoding (format 13, first word at lower address):

0	0	1	1	1	0	0	d_2	d_1	d_0	a_2	a ₁	a ₀	s_2	s_1	s_0
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d_4	d_3	a ₅	a ₄	a ₃	s ₅	s ₄	s_3

Syntax:

STW
$$(R_d,S),R_a$$

Constraints:

 $d \le 63$

$$-512 \le S \le 511$$

Outcome:


$$\begin{aligned} & dmem[R_d + SignExt(S)] \leftarrow (R_a \& 255) \\ & dmem[R_d + SignExt(S) + 1] \leftarrow (R_a >> 8) \\ & PC \leftarrow PC + 2 \end{aligned}$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.9. STB: Indexed Store Byte with Postincrement

Encoding (format 13, first word at lower address):



Syntax:

Constraints:



$$d \le 63$$

-512 \le S \le 511

Outcome:

$$\begin{aligned} & dmem[R_d + SignExt(S)] \leftarrow (R_a \& 255) \\ & R_d \leftarrow R_d + SignExt(S) \\ & PC \leftarrow PC + 2 \end{aligned}$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.10. STW: Indexed Store Word with Postincrement

Encoding (format 13, first word at lower address):

1	0	1	1	1	0	1	d_2	d_1	d_0	a_2	a ₁	a ₀	s_2	s_1	s ₀
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d_4	d_3	a ₅	a ₄	a ₃	s ₅	s ₄	s ₃

Syntax:

STW
$$(R_d+,S),R_a$$

Constraints:

Outcome:

$$\begin{aligned} & dmem[R_d + SignExt(S)] \leftarrow (R_a \& 255) \\ & dmem[R_d + SignExt(S) + 1] \leftarrow (R_a >> 8) \\ & R_d \leftarrow R_d + SignExt(S) \\ & PC \leftarrow PC + 2 \end{aligned}$$

Notes:

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.11. STB: Indexed Store Byte with Predecrement

Encoding (format 13, first word at lower address):

1	0	1	1	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	s_2	s_1	s_0
0	0	0	S 9	s ₈	87	s ₆	d_5	d_4	d ₃	a ₅	a ₄	a ₃	s ₅	84	s ₃

Syntax:

STB
$$(-R_d,S),R_a$$

Constraints:

$$d \le 63$$

-512 \le S \le 511



Outcome:

$$R_d \leftarrow R_d$$
 - SignExt(S)
dmem[R_d] \leftarrow (R_a & 255)
PC \leftarrow PC + 2

Notes:

For the avoidance of doubt, the decrement of R_a is carried out *before* R_a is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.9.12. STW: Indexed Store Word with Predecrement

Encoding (format 13, first word at lower address):

1	0	1	1	1	1	0	d_2	d_1	d_0	a_2	a_1	a_0	s_2	s_1	s_0
0	0	0	S 9	s ₈	s ₇	s ₆	d_5	d ₄	d_3	a ₅	a ₄	a ₃	s ₅	84	s ₃

Syntax:

STW
$$(-R_d,S),R_a$$

Constraints:

Outcome:

$$R_d \leftarrow R_d$$
 - SignExt(S)
dmem[R_d] \leftarrow ($R_a & 255$)
dmem[$R_d + 1$] \leftarrow ($R_a >> 8$)
 $PC \leftarrow PC + 2$

Notes:

For the avoidance of doubt, the decrement of R_a is carried out *before* R_a is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

3.10. Detailed Descriptions of 32-bit Branch/Jump Instructions



Note

As with the 16-bit instructions, only a limited range of comparisons is provided. See Section 3.6 for an explanation.

3.10.1. BRA: Relative Branch

1		1	0	0	0	0	0	s ₈	s ₇	s_6	s_5	s ₄	s_3	s_2	s_1	s_0
e)	0	0	s ₂₁	s ₂₀	s ₁₉	s ₁₈	s ₁₇	s ₁₆	s ₁₅	S ₁₄	s ₁₃	s ₁₂	s ₁₁	s ₁₀	S 9



BRA S

Constraints:

$$-2,097,152 \le S \le 2,097,151$$

Outcome:

$$PC \leftarrow PC + SignExt(S)$$

Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.2. BAL: Relative Branch and Link

Encoding (format 16, first word at lower address):

1	1	0	0	0	0	1	s ₅	s ₄	s_3	s_2	s_1	s_0	b_2	b ₁	b ₀
0	0	0	s ₁₈	s ₁₇	s ₁₆	s ₁₅	s ₁₄	s ₁₃	s ₁₂	s ₁₁	s ₁₀	S 9	b ₅	b ₄	b ₃

Syntax:

Constraints:

b ≤ 63

$$-262,144 \le S \le 262,141$$

Outcome:

$$R_b \leftarrow PC + 2$$

$$PC \leftarrow PC + SignExt(S)$$

Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.3. BEQ: Relative Branch if Equal

Encoding (format 12, first word at lower address):

1	1	0	0	0	1	0	s_2	s_1	s_0	a_2	a ₁	a ₀	b_2	b_1	b ₀
0	0	0	S 9	s ₈	s ₇	s ₆	s ₅	s ₄	s ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

BEQ
$$S, R_a, R_b$$

Constraints:

a ≤ 63

b ≤ 63



$$-512 \le S \le 511$$

Outcome:

$$PC \leftarrow (R_a = R_b) ? PC + SignExt(S) : PC + 2$$

Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.4. BNE: Relative Branch if Not Equal

Encoding (format 12, first word at lower address):

1	1)	0	0	1	1	s_2	s_1	s ₀	\mathbf{a}_2	a_1	a ₀	\mathfrak{b}_2	b_1	b ₀
0	0	6)	S 9	s ₈	s ₇	s ₆	s ₅	s ₄	s ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

BNE
$$S, R_a, R_b$$

Constraints:

a ≤ 63

b ≤ 63

 $-512 \le S \le 511$

Outcome:

$$PC \leftarrow (R_a \neq R_b)$$
? $PC + SignExt(S) : PC + 2$

Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.5. BLTS: Relative Branch if Signed Less Than

Encoding (format 12, first word at lower address):

1	1	0	0	1	0	0	s_2	s_1	s ₀	a_2	a_1	a ₀	b_2	b ₁	b ₀
0	0	0	S 9	s ₈	s ₇	s ₆	s ₅	s ₄	s ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

BLTS
$$S_{a}$$
, R_{b}

Constraints:

a ≤ 63

 $b \le 63$

 $-512 \le S \le 511$

Outcome:

$$PC \leftarrow (R_a < R_b)$$
? $PC + SignExt(S) : PC + 2$



Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.6. BLES: Relative Branch if Signed Less Than or Equal To

Encoding (format 12, first word at lower address):

1	1	0	0	1	0	1	s_2	s ₁	s ₀	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	S 9	S 8	87	s ₆	s ₅	S 4	s ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

BLES
$$S, R_a, R_b$$

Constraints:

a ≤ 63

b ≤ 63

 $-512 \le S \le 511$

Outcome:

$$PC \leftarrow (R_a \le R_b)$$
? $PC + SignExt(S) : PC + 2$

Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.7. BLTU: Relative Branch if Unsigned Less Than

Encoding (format 12, first word at lower address):

1	1	0	0	1	1	0	s_2	s_1	s_0	a_2	a ₁	a_0	b_2	b ₁	b ₀
0	0	0	S 9	s ₈	s ₇	s ₆	s ₅	s ₄	s ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

BLTU
$$S$$
, R_a , R_b

Constraints:

a ≤ 63

 $b \le 63$

 $-512 \le S \le 511$

Outcome:

$$PC \leftarrow (R_a < R_b)$$
? $PC + SignExt(S) : PC + 2$



Notes:

The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.8. BLEU: Relative Branch if Unsigned Less Than or Equal To

Encoding (format 12, first word at lower address):

1	1	0	0	1	1	1	s_2	s_1	s_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	S 9	s ₈	s ₇	s ₆	s ₅	s ₄	s ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

BLEU
$$S, R_a, R_b$$

Constraints:

a ≤ 63

b ≤ 63

 $-512 \le S \le 511$

Outcome:

$$PC \leftarrow (R_a \le R_b)$$
? $PC + SignExt(S) : PC + 2$

Notes:

The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

3.10.9. JMP: Absolute Jump

Encoding (format 8, first word at lower address):

1	1	0	1	0	0	0	d_2	d_1	d_0	0	0	0	0	0	0
0	0	0	1	0	0	0	d_5	d ₄	d ₃	0	0	0	0	0	0

Syntax:

JMP R_d

Constraints:

 $d \le 63$

Outcome:

$$PC \leftarrow R_d$$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.



Jumping to a non-existent location will trigger a bus error exception.

3.10.10. JAL: Absolute Jump and Link

Encoding (format 8, first word at lower address):

1	1	0	1	0	0	1	d_2	d_1	d_0	0	0	0	b_2	b_1	b ₀
0	0	0	0	0	0	0	d_5	d_4	d_3	0	0	0	b ₅	b ₄	b ₃

Syntax:

JAL
$$R_d$$
, R_b

Constraints:

b ≤ 63

d ≤ 63

Outcome:

$$R_b \leftarrow PC + 2$$

$$PC \leftarrow R_d$$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

3.10.11. JEQ: Absolute Jump if Equal

Encoding (format 8, first word at lower address):

1	1	0	1	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	d ₄	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

JEQ
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$PC \leftarrow (R_a = R_b) ? R_d : PC + 2$$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.12. JNE: Absolute Jump if Not Equal



1	1	0	1	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	d_4	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

JNE
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$PC \leftarrow (R_a \neq R_b) ? R_d : PC + 2$$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.13. JLTS: Absolute Jump if Signed Less Than

Encoding (format 8, first word at lower address):

1	1	0	1	1	0	0	d_2	d_1	d_0	a_2	a_1	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	0	d_5	d_4	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

JLTS
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$PC \leftarrow (R_a < R_b) ? R_d : PC + 2$$


Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.14. JLES: Absolute Jump if Signed Less Than or Equal To





0 0 0	0 0 0	0 d ₅	d ₄ d ₃	a ₅ a ₄	a ₃	b ₅	b ₄ b ₃
-------	-------	-------------------------	-------------------------------	-------------------------------	-----------------------	----------------	-------------------------------

JLES
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$PC \leftarrow (R_a \le R_b) ? R_d : PC + 2$$

Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.15. JLTU: Absolute Jump if Unsigned Less Than

Encoding (format 8, first word at lower address):

1	1	0	1	1	1	0	d_2	d_1	d_0	\mathbf{a}_2	a_1	a_0	b_2	b_1	b_0
0	0	0	0	0	0	0	d_5	d ₄	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

JLTU
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

 $b \le 63$

 $d \le 63$

Outcome:

$$PC \leftarrow (R_a < R_b) ? R_d : PC + 2$$


Notes:

The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To





0 0 0	0 0 0	0 d ₅	d ₄ d ₃	a ₅ a ₄ a	a ₃ b ₅ b ₄ b ₃
-------	-------	-------------------------	-------------------------------	---------------------------------	---

JLEU
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 63$

Outcome:

$$PC \leftarrow (R_a \le R_b) ? R_d : PC + 2$$

Notes:

The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.17. JMPL: Absolute Jump Long

Encoding (format 8, first word at lower address):

1	1	0	1	0	0	0	d_2	d_1	d_0	0	0	0	0	0	0
0	0	0	0	0	0	1	d_5	d_4	d_3	0	0	0	0	0	0

Syntax:

JMPL R_d

Constraints:

 $d \le 62$

$$(d \% 2) = 2$$

Outcome:

$$PC \leftarrow (R_{d+1} \le 16) \mid R_d$$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

3.10.18. JALL: Absolute Jump Long and Link

Encoding (format 8, first word at lower address):

1	1	0	1	0	0	1	d_2	d_1	d_0	0	0	0	b_2	b ₁	\mathfrak{b}_0
0	0	0	0	0	0	1	d_5	d_4	d_3	0	0	0	b ₅	b ₄	b ₃



JALL
$$R_d$$
, R_b

b ≤ 63

 $d \le 62$

$$(d \% 2) = 2$$

Outcome:

$$R_b \leftarrow PC + 2$$

$$PC \leftarrow (R_{d+1} << 16) \mid R_d$$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

3.10.19. JEQL: Absolute Jump Long if Equal

Encoding (format 8, first word at lower address):

1	1	0	1	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	1	d_5	d_4	d ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

JEQL
$$R_d$$
, R_a , R_b

Constraints:

 $a \le 63$

b ≤ 63

 $d \le 62$

$$(d \% 2) = 2$$

Outcome:

$$PC \leftarrow (R_a = R_b) ? ((R_{d+1} << 16) \mid R_d) : PC + 2$$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.20. JNEL: Absolute Jump Long if Not Equal

Encoding (format 8, first word at lower address):

1	1	0	1	0	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	1	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

JNEL
$$R_d$$
, R_a , R_b



a ≤ 63

b ≤ 63

 $d \le 62$

(d % 2) = 2

Outcome:

$$PC \leftarrow (R_a \neq R_b)$$
? $((R_{d+1} << 16) \mid R_d) : PC + 2$

Notes:

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.21. JLTSL: Absolute Jump Long if Signed Less Than

Encoding (format 8, first word at lower address):

1	1	0	1	1	0	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	1	d_5	d ₄	d ₃	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

JLTSL
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

d ≤ 62

(d % 2) = 2

Outcome:

$$PC \leftarrow (R_a < R_b) ? ((R_{d+1} << 16) | R_d) : PC + 2$$

Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.22. JLESL: Absolute Jump Long if Signed Less Than or Equal To

Encoding (format 8, first word at lower address):

1	1	0	1	1	0	1	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	1	d_5	d_4	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃



JLESL
$$R_d$$
, R_a , R_b

a ≤ 63

b ≤ 63

d ≤ 62

(d % 2) = 2

Outcome:

$$PC \leftarrow (R_a \le R_b)$$
? $((R_{d+1} \le 16) \mid R_d) : PC + 2$

Notes:

The comparison between R_a and R_b is a *signed* comparison, where the contents of each register is treated as a 2's-complement signed number.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.23. JLTUL: Absolute Jump Long if Unsigned Less Than

Encoding (format 8, first word at lower address):

1	1	0	1	1	1	0	d_2	d_1	d_0	a_2	a ₁	a ₀	b_2	b ₁	b ₀
0	0	0	0	0	0	1	d_5	d_4	d_3	a ₅	a ₄	a ₃	b ₅	b ₄	b ₃

Syntax:

JLTUL
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

 $b \le 63$

 $d \le 62$

(d % 2) = 2

Outcome:

$$PC \leftarrow (R_a < R_b) ? ((R_{d+1} << 16) | R_d) : PC + 2$$

Notes:

The comparison between R_a and R_b is an unsigned comparison.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.10.24. JLEUL: Absolute Jump Long if Unsigned Less Than or Equal To

1	1	0	1	1	1	1	d_2	d_1	d_0	a_2	a_1	a ₀	b_2	b_1	b_0
---	---	---	---	---	---	---	-------	-------	-------	-------	-------	----------------	-------	-------	-------



0 0 0 0 0	0 1	d_5 d_4 d_3	a ₅ a ₄ a ₃	b ₅ b ₄ b ₃
-----------	-----	-------------------	--	--

JLEUL
$$R_d$$
, R_a , R_b

Constraints:

a ≤ 63

b ≤ 63

 $d \le 62$

$$(d \% 2) = 2$$

Outcome:

$$PC \leftarrow (R_a \leq R_b) ? ((R_{d+1} << 16) \ | \ R_d) : PC + 2$$

Notes:

The comparison between R_{a} and R_{b} is an unsigned comparison.

Remember that the program counter is a word address, so the value in R_d should be a word address.

Jump to a non-existent location will trigger a bus error exception.

3.11. Detailed Descriptions of 32-bit Miscellaneous Instructions

There are currently no 32-bit instructions defined in this class.



Chapter 4. ABI

4.1. Defined Registers

Because of the variability in the architecture it is difficult to be too rigid on the ABI. In any case part of the purpose of this architecture to allow exploration of different ABI's. Within this section, the identifier $R_{\rm max}$ is used to indicate the highest numbered register in the architecture.

The meanings of the following registers are defined.

R0: Link Register

R1: Stack Pointer

Note in particular no frame pointer is defined. It is up to the implementer to decide policy with regard to use of a frame pointer.

4.2. Calling Convention

Again this is flexible, particularly where there can be very few registers. These are the general guidelines.

- All byte arguments are promoted to 16-bits.
- Arguments are passed in R2-R7 (or $R2-R_{max}$ if there are fewer than 8 registers).
- Results are returned on the same registers used to pass arguments.
- Varargs are always passed on the stack.
- A good guideline is that approximately one third of unallocated registers should be caller saved, although that can increase to one half where there are plenty of registers. The following registers (if present) are caller saved: R10, R13, R16, R19, R22, R25, R28, R31, R33, R35, R37, R39, R41, R43, R45, R47, R49, R51, R53, R55, R57, R59, R61 and R63.