# AAP: An Altruistic Processor A reference Harvard architecture for embedded compiler development 

Simon Cook<br>Jeremy Bennett<br>Edward Jones<br>Application Note 13. Issue 2.1<br>Publication date December 2015

## Legal Notice

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/4.0.

This license means you are free to:

- Share-copy and redistribute the material in any medium or format;
- Adapt-remix, transform, and build upon the material;
for any purpose, even commercially.
The licensor cannot revoke these freedoms as long as you follow the license terms.
Under the following terms:
- Attribution.-You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- ShareAlike-If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original.
- No additional restrictions-You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
- Nothing in this license impairs or restricts the author's moral rights.

Note
You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation.

No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.
Embecosm is the business name of Embecosm Limited, a private limited company registered in England and Wales. Registration number 6577021.

## Table of Contents

1. Introduction ..... 1
1.1. Revision History ..... 1
2. Architecture Description ..... 3
2.1. Basic architectural features ..... 3
2.2. Event Handling ..... 5
2.3. NOP Behavior ..... 5
3. Instructions ..... 6
3.1. Notation ..... 6
3.1.1. Assembler Notation ..... 6
3.2. Instruction Format ..... 6
3.3. Summary of Instructions ..... 8
3.3.1. 16-bit Instructions of AAP ..... 8
3.3.2. 32-bit Instructions of AAP ..... 10
3.4. Detailed Descriptions of 16 -bit ALU Instructions ..... 14
3.4.1. NOP: No Operation ..... 14
3.4.2. ADD: Unsigned Add ..... 14
3.4.3. SUB: Unsigned Subtract ..... 14
3.4.4. AND: Bitwise AND ..... 15
3.4.5. OR: Bitwise OR ..... 15
3.4.6. XOR: Bitwise Exclusive OR ..... 15
3.4.7. ASR: Arithmetic Shift Right ..... 16
3.4.8. LSL: Logical Shift Left ..... 16
3.4.9. LSR: Logical Shift Right ..... 17
3.4.10. MOV: Move Register to Register ..... 17
3.4.11. ADDI: Unsigned Add Immediate ..... 17
3.4.12. SUBI: Unsigned Subtract Immediate ..... 18
3.4.13. ASRI: Arithmetic Shift Right Immediate ..... 18
3.4.14. LSLI: Logical Shift Left Immediate ..... 19
3.4.15. LSRI: Logical Shift Right Immediate ..... 19
3.4.16. MOVI: Move Immediate to Register ..... 20
3.5. Detailed Descriptions of 16-bit Load/Store Instructions ..... 20
3.5.1. LDB: Indexed Load Byte ..... 20
3.5.2. LDW: Indexed Load Word ..... 20
3.5.3. LDB: Indexed Load Byte with Postincrement ..... 21
3.5.4. LDW: Indexed Load Word with Postincrement ..... 21
3.5.5. LDB: Indexed Load Byte with Predecrement ..... 22
3.5.6. LDW: Indexed Load Word with Predecrement ..... 22
3.5.7. STB: Indexed Store Byte ..... 23
3.5.8. STW: Indexed Store Word ..... 23
3.5.9. STB: Indexed Store Byte with Postincrement ..... 23
3.5.10. STW: Indexed Store Word with Postincrement ..... 24
3.5.11. STB: Indexed Store Byte with Predecrement ..... 24
3.5.12. STW: Indexed Store Word with Predecrement ..... 25
3.6. Detailed Descriptions of 16-bit Branch/Jump Instructions ..... 25
3.6.1. BRA: Relative Branch ..... 25
3.6.2. BAL: Relative Branch and Link ..... 26
3.6.3. BEQ: Relative Branch if Equal ..... 26
3.6.4. BNE: Relative Branch if Not Equal ..... 27
3.6.5. BLTS: Relative Branch if Signed Less Than ..... 27
3.6.6. BLES: Relative Branch if Signed Less Than or Equal To ..... 28
3.6.7. BLTU: Relative Branch if Unsigned Less Than ..... 28
3.6.8. BLEU: Relative Branch if Unsigned Less Than or Equal To ..... 28
3.6.9. JMP: Absolute Jump ..... 29
3.6.10. JAL: Absolute Jump and Link ..... 29
3.6.11. JEQ: Absolute Jump if Equal ..... 30
3.6.12. JNE: Absolute Jump if Not Equal ..... 30
3.6.13. JLTS: Absolute Jump if Signed Less Than ..... 31
3.6.14. JLES: Absolute Jump if Signed Less Than or Equal To ..... 31
3.6.15. JLTU: Absolute Jump if Unsigned Less Than ..... 31
3.6.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To ..... 32
3.7. Detailed Descriptions of 16-bit Miscellaneous Instructions ..... 32
3.7.1. RTE: Return from Exception ..... 32
3.8. Detailed Descriptions of 32-bit ALU Instructions ..... 33
3.8.1. NOP: No Operation ..... 33
3.8.2. ADD: Unsigned Add ..... 33
3.8.3. SUB: Unsigned Subtract ..... 34
3.8.4. AND: Bitwise AND ..... 34
3.8.5. OR: Bitwise OR ..... 34
3.8.6. XOR: Bitwise Exclusive OR ..... 35
3.8.7. ASR: Arithmetic Shift Right ..... 35
3.8.8. LSL: Logical Shift Left ..... 36
3.8.9. LSR: Logical Shift Right ..... 36
3.8.10. MOV: Move Register to Register ..... 37
3.8.11. ADDI: Unsigned Add Immediate ..... 37
3.8.12. SUBI: Unsigned Subtract Immediate ..... 37
3.8.13. ASRI: Arithmetic Shift Right Immediate ..... 38
3.8.14. LSLI: Logical Shift Left Immediate ..... 38
3.8.15. LSRI: Logical Shift Right Immediate ..... 39
3.8.16. MOVI: Move Immediate to Register ..... 39
3.8.17. ADDC: Unsigned Add with Carry ..... 40
3.8.18. SUBC: Unsigned Subtract with Carry ..... 40
3.8.19. ANDI: Bitwise AND Immediate ..... 41
3.8.20. ORI: Bitwise OR immediate ..... 41
3.8.21. XORI: Bitwise Exclusive OR Immediate ..... 41
3.9. Detailed Descriptions of 32-bit Load/Store Instructions ..... 42
3.9.1. LDB: Indexed Load Byte ..... 42
3.9.2. LDW: Indexed Load Word ..... 42
3.9.3. LDB: Indexed Load Byte with Postincrement ..... 43
3.9.4. LDW: Indexed Load Word with Postincrement ..... 43
3.9.5. LDB: Indexed Load Byte with Predecrement ..... 44
3.9.6. LDW: Indexed Load Word with Predecrement ..... 44
3.9.7. STB: Indexed Store Byte ..... 44
3.9.8. STW: Indexed Store Word ..... 45
3.9.9. STB: Indexed Store Byte with Postincrement ..... 45
3.9.10. STW: Indexed Store Word with Postincrement ..... 46
3.9.11. STB: Indexed Store Byte with Predecrement ..... 46
3.9.12. STW: Indexed Store Word with Predecrement ..... 47
3.10. Detailed Descriptions of 32 -bit Branch/Jump Instructions ..... 47
3.10.1. BRA: Relative Branch ..... 47
3.10.2. BAL: Relative Branch and Link ..... 48
3.10.3. BEQ: Relative Branch if Equal ..... 48
3.10.4. BNE: Relative Branch if Not Equal ..... 49
3.10.5. BLTS: Relative Branch if Signed Less Than ..... 49
3.10.6. BLES: Relative Branch if Signed Less Than or Equal To ..... 50
3.10.7. BLTU: Relative Branch if Unsigned Less Than ..... 50
3.10.8. BLEU: Relative Branch if Unsigned Less Than or Equal To ..... 51
3.10.9. JMP: Absolute Jump ..... 51
3.10.10. JAL: Absolute Jump and Link ..... 52
3.10.11. JEQ: Absolute Jump if Equal ..... 52
3.10.12. JNE: Absolute Jump if Not Equal ..... 52
3.10.13. JLTS: Absolute Jump if Signed Less Than ..... 53
3.10.14. JLES: Absolute Jump if Signed Less Than or Equal To ..... 53
3.10.15. JLTU: Absolute Jump if Unsigned Less Than ..... 54
3.10.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To ..... 54
3.10.17. JMPL: Absolute Jump Long ..... 55
3.10.18. JALL: Absolute Jump Long and Link ..... 55
3.10.19. JEQL: Absolute Jump Long if Equal ..... 56
3.10.20. JNEL: Absolute Jump Long if Not Equal ..... 56
3.10.21. JLTSL: Absolute Jump Long if Signed Less Than ..... 57
3.10.22. JLESL: Absolute Jump Long if Signed Less Than or Equal To ..... 57
3.10.23. JLTUL: Absolute Jump Long if Unsigned Less Than ..... 58
3.10.24. JLEUL: Absolute Jump Long if Unsigned Less Than or Equal To ..... 58
3.11. Detailed Descriptions of 32-bit Miscellaneous Instructions ..... 59
4. ABI ..... 60
4.1. Defined Registers ..... 60
4.2. Calling Convention ..... 60

## List of Figures

2.1. AAP architecture ..... 3
3.1. AAP 16 -bit instruction formats. ..... 7
3.2. AAP 32 -bit instruction formats. ..... 8

## List of Tables

3.1. 16-bit ALU instructions ..... 8
3.2. 16-bit load/store instructions ..... 9
3.3. 16-bit branch/jump instructions ..... 9
3.4. Miscellaneous 16-bit instructions ..... 10
3.5. 32-bit ALU instructions ..... 10
3.6. 32-bit load/store instructions ..... 11
3.7. 32-bit branch/jump instructions ..... 12

## Chapter 1. Introduction

AAP is a Harvard architecture specification designed for experimenting with various features in compiler back ends. In particular it has features that are common within small deeply embedded systems, such as a dearth of registers, word address code memory and pointers that will not fit in an integer.
It is also designed to be easy to use in demonstrations and education/training. This includes hardware and simulator implementation as well as the tool chain and library implementation.
The design is based on no processor in particular, although as an open hardware design, it is inspired by the OpenRISC and RISC-V projects. There are features drawn from a wide range of processors developed over the past 30 years. Indeed the branch-and-link operation goes back even further, to the IBM 360.

### 1.1. Revision History

## Revision History

Revision $2.1 \quad 10$ December 2015 Edward Jones
The Postincrement and Predecrement store instructions defined $\mathrm{R}_{\mathrm{a}}$ rather than $\mathrm{R}_{\mathrm{d}}$ as the operand to which the update was applied.
Postincrement, Predecement instructions now increment or decrement by the amount of the provided offset (Previously it was a fixed offset of one or two bytes for byte and word operations respectively).

BGTS, BGTU, JGTS, JGTU, JGTSL, JGTUL. These instructions have been replaced with branches with a 'Less Than or Equal To' condition. The new instructions are BLES, BLEU, JLES, JLEU, JLESL, JLEUL.
Revision $2.0 \quad 9$ October 2015 Jeremy Bennett
Issue 2.0, which covers the entire ISA.
Revision $1.9 \quad 8$ October 2015 Jeremy Bennett
Final draft before release 2.0. Adds some notation description and a chapter for the architecture description, which incorporates some of the old intro and the old chapter on NOP side effects.
Revision $1.8 \quad 8$ October 2015 Jeremy Bennett
All 32-bit instructions described.
Revision $1.7 \quad 8$ September 2015 Jeremy Bennett
First batch of 32-bit ALU instruction described. Various typos fixed.
Revision $1.6 \quad 8$ September 2015 Jeremy Bennett
All 16-bit instructions described. Encoding of JAL corrected in the summary. $\mathrm{R}_{\mathrm{b}}$ used to store the PC for all BAL and JAL instructions.
Revision 1.5
8 September 2015
Jeremy Bennett

16-bit ALU instruction details complete. Change opcode mnemonics for ALU instructions with constant arguments. Off-by-one encoding for immediate shift values described.
Revision $1.4 \quad 4$ September 2015 Jeremy Bennett
Structure of detailed instruction descriptions refined. Most 16-bit ALU instructions now documented.
Revision $1.3 \quad 4$ September 2015 Jeremy Bennett
All instruction formats now shown. All summaries in new format.
Revision 1.23 September 2015 Jeremy Bennett
First stage of improved formatting, using LibreOffice Impress to as the basis of the instruction format diagrams for 32-bit instructions (generating SVG and PNG). Clearer summary of instructions used for 32-bit ALU instructions.

Revision $1.1 \quad 18$ July 2015 Jeremy Bennett
Start of revision process. Remove load/store double instructions. Use second opcode field of 32-bit load/store as extra constant field. Make all load/store offsets signed. Make BAL use $\mathrm{R}_{\mathrm{b}}$ rather than $\mathrm{R}_{\mathrm{a}}$ to keep constant field contiguous.
Revision $1.0 \quad 14$ April 2015 Jeremy Bennett
Bump release number to 1.0 for issue.
Revision 0.914 April 2015 Jeremy Bennett
First public release outlining the architecture.
Revision N/A 11 April 2015
Jeremy Bennett
Correct encoding of 32 -bit branches ( 4 more bits of offset). Correct NOP constant meanings.
Matches server/simulator commit b179463.
Revision N/A 8 April 2015
Full summary of all 16-bit and 32-bit instructions.
Revision N/A 8 April 2015 Jeremy Bennett
Updated preface in preparation for revised architecture.
Revision N/A
6 April 2015
Simon Cook
Initial concept

## Chapter 2. Architecture Description

Figure 2.1 shows the overall structure of AAP.


Figure 2.1. AAP architecture

### 2.1. Basic architectural features

These are the key features of the AAP design.

16-bit RISC architecture

Configurable number of registers

## Harvard memory layout

The core design sticks to the RISC principles of 3 -address register-to-register operation, a small number of operations and a simple to implement data path. The fundamental data type is the 16 -bit integer.

Although 32/64-bit RISC architectures typically have 16 or more general purpose registers, small deeply embedded processors often have far fewer. This represents a significant compiler implementation challenge. To allow exploration of this area, AAP can be configured with between 4 and 64 16-bit registers.

The basic architecture provides a 64 k byte addressed data memory and a separate 16 M word instruction memory. By requiring more than 16 -bits to address the instruction memory, the compiler writer can explore the challenge of pointers which are larger than the native integer type.
Deeply embedded systems often have very small memories, particularly for data, so the size of memories can be configured.

## 24-bit program counter with 8-bit <br> status register

Many architectures also provide more than two address spaces, often for special purposes. For example a small EEPROM alongside Flash memory, or the Special Purpose Register block of OpenRISC. AAP can support additional address spaces, allowing support for multiple address spaces throughout the tool chain to be explored.

AAP requires a 24 -bit program counter, which is held in a 32 -bit register. The top bits of the program counter then form a status register. Jump instructions ignore these top 8 bits.
At present only one status bit is defined, a carry flag to allow multiple precision arithmetic.

A frequent feature of many architectures is to provide a subset of the most commonly used parts of the Instruction Set Architecture (ISA) in a short encoding of 16 -bits. Less common instructions are then encoded in 32-bits.
Optimizing to use these shorter instructions, is particularly important for compilers for embedded targets, where memory is at a premium. AAP provides such a 16-bit subset with a 32-bit encoding of the full ISA. However it follows the instruction chaining of RISC-V, so even longer instructions could be created in the future.

The fields within each 16-bit instruction are fixed. A 32-bit instruction pairs up those fields to increase the number of instructions.

AAP has stuck rigidly to the RISC principle of 3-address instructions throughout. Almost all instructions come in two variants, one where the third argument is a register, and one where the third argument is a constant.

There are no flag registers indicating the results of operations for use in conditional jumps. Instead the operation is encoded within the jump instruction itself.
There is an 8-bit status register as part of the program counter, which includes a carry flag. However this is not used for flow-of-control, but to enable multiple precision arithmetic.

The architecture is little-endian-the least significant byte of a word or double word is at the lowest address.
The behavior for instruction memory is that one word is fetched, since it may be a 16 -bit instruction. If a second word is needed, then its fields are paired with the first instructions to give larger values for each field. This is done in little-endian fashion, i.e. the field from the second instruction forms the most significant bits of the combined field.

Early RISC designs introduced the concept of a delay slot after branches. This avoided pipeline delays in branch processing. Implementations can now avoid such pipeline delay, so like most modern architectures, AAP does not have delay slots.

This idea is taken from OpenRISC. The NOP opcode includes fields to specify a register and a constant. These can be used in both hardware and simulation to trigger side-effects.

## EMBECOSM ${ }^{\circledR}$

### 2.2. Event Handling

Events indirect through instructions in the first 256 ( $0 \times 100$ ) words of instruction memory. In general these should be 32-bit branch instructions, which means event handlers should reside in first or last $2^{21}$ words of instruction memory.
At present the following event vector locations (word addresses) are defined
0x00 Power-on reset.
0x02 Bus error
The event handling mechanism is still in development. In particular no location is yet defined for the return address to be used by the RTE instruction (see Section 3.7.1).

### 2.3. NOP Behavior

The NOP instruction takes an immediate argument which can be used to trigger certain behavior in a simulator.

- 0 : Breakpoint
- $\quad 1$ : Do nothing
- 2 : Exit with return code in $\mathrm{R}_{\mathrm{d}}$
- 3 : Write char in $\mathrm{R}_{\mathrm{d}}$ to standard output.
- 4 : Write char in $\mathrm{R}_{\mathrm{d}}$ to standard error.
- All other values: do nothing, but future behavior not guaranteed.


## Chapter 3. Instructions

### 3.1. Notation

In the instruction descriptions below, the following notation is used.
$R_{d} \quad$ Destination register number " $d$ " in the general registers.
$\mathrm{R}_{\mathrm{a}} \quad$ First source register number "a" in the general registers.
$\mathrm{R}_{\mathrm{b}} \quad$ Second source register number " b " in the general registers.
PC The program counter
I Unsigned immediate value
S Signed immediate value
dmem[i] Byte offset " i " in the data memory.
imem[i] Word offset " i " in the code memory.
carry The carry flag.
$\operatorname{SignExt}(\mathrm{x}) \quad$ The value "x" (which may be one of the above) sign extended as necessary. Individual bits in the encodings are used as follows.

0 A zero bit.
1 A one bit.
$\mathrm{d}_{\mathrm{n}}$ Bit " n " of the destination register field.
$a_{n}$ Bit " $n$ " of the the first source register field.
$\mathrm{b}_{\mathrm{n}}$ Bit " n " of the the second source register field.
$\mathrm{i}_{\mathrm{n}} \quad$ Bit " n " of the the unsigned constant field.
$\mathrm{s}_{\mathrm{n}} \quad$ Bit " n " of the the signed constant field.

### 3.1.1. Assembler Notation

The assembler generally follows standard GNU assembler conventions. Instructions take the following form:
[label:] opcode [arguments]
There may be up to 3 arguments, separated by commas. Registers are indicted by $\mathbf{R}$ followed by a number. Constants and constant expressions may be preceded by \# for clarity, but this is not required. C style notation to indicate the base of constants, which defaults to decimal.

### 3.2. Instruction Format

The 16 -bit instruction formats are shown in Figure 3.1 and the 32 -bit instruction formats in Figure 3.2.

## EMBECOSM

Format
$10 \mathrm{c}_{1}, \mathrm{c}_{0} \mathrm{O}_{3} \mathrm{o}_{2} \mathrm{o}_{1} \mathrm{o}_{0} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{1} \mathrm{~b}_{1} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{1}$
$20 \mathrm{c}_{1}, \mathrm{c}_{0} \mathrm{O}_{3} \mathrm{o}_{2}, \mathrm{o}, \mathrm{o}, \mathrm{d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0} \mathrm{a}_{2} \mathrm{a}_{1}, \mathrm{a}_{0} \mathrm{i}_{2}, \mathrm{i}_{1}, \mathrm{i}_{0}$
$30 \mathrm{c}_{1} \mathrm{c}_{0} \mathrm{O}_{3} \mathrm{o}_{2} \mathrm{o}_{1} \mathrm{o}_{1} \mathrm{o}_{0} \mathrm{~s}_{2} \mathrm{~s}_{1}, \mathrm{~s}_{0_{i}} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{1} \mathrm{a}_{1} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}$
$400 \mathrm{c}_{1} \mathrm{c}_{0} \mathrm{O}_{3} \mathrm{o}_{2} \mathrm{o}_{1} \mathrm{o}_{1} \mathrm{o}_{0} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0} \mathrm{a}_{2} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{0} \mathrm{~s}_{2} \mathrm{~s}_{1} \mathrm{~s}_{1} \mathrm{~s}_{0}$
$500 \mathrm{c}_{1} \mathrm{c}_{0} \mathrm{O}_{3} \mathrm{o}_{2} \mathrm{o}_{1} \mathrm{o}_{1} \mathrm{o}_{2} \mathrm{~d}_{2} \mathrm{~d}_{1}, \mathrm{~d}_{0} \mathrm{i}_{5}, \mathrm{i}_{4}, \mathrm{i}_{3} \mathrm{i}_{2}, \mathrm{i}_{1} \mathrm{i}_{0}$
$60 \mathrm{c}_{1} \mathrm{c}_{0} \mathrm{O}_{3} \mathrm{o}_{2} \mathrm{o}_{1} \mathrm{o}_{1} \mathrm{o}_{0} \mathrm{~S}_{5} \mathrm{~S}_{4}, \mathrm{~s}_{3}, \mathrm{~s}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0} \mathrm{~b}_{2} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{1}$



Figure 3.1. AAP 16-bit instruction formats.

## EMBECOSM ${ }^{\circledR}$

Format First word (low address) Second word (high address)
8



$121 \mathrm{c}_{1}, \mathrm{c}_{0} \mathrm{o}_{3} \mathrm{o}_{2} \mathrm{o}_{1} \mathrm{o}_{0} \mathrm{~s}_{2} \mathrm{~s}_{1} \mathrm{~s}_{0} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{1} \mathrm{a}_{0} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0} \mathrm{~b}_{0} \mathrm{c}_{3} \mathrm{c}_{2} \mathrm{c}_{2} \mathrm{~s}_{9}, \mathrm{~s}_{8} \mathrm{~s}_{7} \mathrm{~s}_{6} \mathrm{~s}_{5} \mathrm{~s}_{4}, \mathrm{~s}_{3} \mathrm{a}_{5} \mathrm{a}_{4} \mathrm{a}_{4} \mathrm{a}_{3} \mathrm{~b}_{5} \mathrm{~b}_{4} \mathrm{~b}_{3}$
13

14


15


16

| $1 \mathrm{C}_{1} \mathrm{c}_{0} \mathrm{O}_{3} \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0} \mathrm{~S}_{5} \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~s}_{2} \mathrm{~s}_{1} \mathrm{~S}_{0} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}$ |
| :---: |


$c_{3} \ldots c_{0}$ Opcode class $\quad b_{5} \ldots b_{0}$ Second source register $\mathrm{o}_{n} \ldots \mathrm{o}_{0}$ Opcode $\quad \mathrm{i}_{n} \ldots \mathrm{i}_{0}$ Unsigned immediate $\mathrm{d}_{5}^{n} \ldots \mathrm{~d}_{0} \quad$ Destination register $\quad \mathrm{s}_{n}^{n} \ldots \mathrm{~s}_{0} \quad$ Unsigned immediate $\mathrm{a}_{5} \ldots \mathrm{a}_{0}$ First source register
Figure 3.2. AAP 32-bit instruction formats.
Longer instruction formats are possible by setting the top bit of the second word to 1 . By repeating this, instructions of arbitrary length are possible.

### 3.3. Summary of Instructions

### 3.3.1. 16-bit Instructions of AAP

- Table 3.1 lists all the 16 -bit ALU instructions, which have class 00;
- Table 3.2 lists all the 16 -bit load/store instructions, which have class 01 ;
- Table 3.3 lists all the 16 -bit branch/jump instructions, which have class $\mathbf{1 0}$; and
- Table 3.4 lists all the 16 -bit miscellaneous instructions, which have class 11.

| Opcode | Format | Encoding | Description |
| :--- | :---: | :---: | :--- |
| NOP $\quad \mathrm{R}_{\mathrm{d}}, \mathrm{I}$ | 5 | 0000000dddiiiiii | No operation |

## EMBECOSM ${ }^{\text {® }}$

| Opcode |  | Format | Encoding | Description |
| :---: | :---: | :---: | :---: | :---: |
| ADD | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0000001dddaaabbb | Unsigned add |
| SUB | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0000010dddaaabbb | Unsigned subtract |
| AND | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0000011dddaaabbb | Bitwise AND |
| OR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0000100dddaaabbb | Bitwise OR |
| XOR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0000101dddaaabbb | Bitwise exclusive OR |
| ASR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0000110dddaaabbb | Arithmetic shift right |
| LSL | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0000111dddaaabbb | Logical shift left |
| LSR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0001000dddaaabbb | Logical shift right |
| MOV | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}$ | 1 | 0001001dddaaa000 | Move register to register |
| ADDI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}$, \#I | 2 | 0001010dddaaaiii | Unsigned add immediate |
| SUBI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}$, \#I | 2 | 0001011dddaaaiii | Unsigned subtract immediate |
| ASRI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}$, \#I | 2 | 0001100dddaaaiii | Arithmetic shift right immediate |
| LSLI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \# \mathrm{I}$ | 2 | 0001101dddaaaiii | Logical shift left immediate |
| LSRI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \# \mathrm{I}$ | 2 | 0001110dddaaaiii | Logical shift right immediate |
| MOVI | $\mathrm{R}_{\mathrm{d}}$, \#I | 5 | 0001111dddiiiiii | Move immediate to register |

Table 3.1. 16-bit ALU instructions

| Opcode | Format | Encoding | Description |
| :---: | :---: | :---: | :---: |
| LDB $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 4 | 0010000dddaaasss | Indexed load byte |
| LDW $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 4 | 0010100dddaaasss | Indexed load word |
| LDB $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}+, \mathrm{S}\right)$ | 4 | 0010001dddaaasss | Indexed load byte with postincrement |
| LDW $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}+, \mathrm{S}\right)$ | 4 | 0010101dddaaasss | Indexed load word with postincrement |
| LDB $\mathrm{R}_{\mathrm{d}},\left(-\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 4 | 0010010dddaaasss | Indexed load byte with predecrement |
| LDW $\mathrm{R}_{\mathrm{d}},\left(-\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 4 | 0010110dddaaasss | Indexed load word with predecrement |
| STB ( $\left.\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 4 | 0011000dddaaasss | Indexed store byte |
| STW ( $\left.\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 4 | 0011100dddaaasss | Indexed store word |
| STB $\quad\left(\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 4 | 0011001dddaaasss | Indexed store byte with postincrement |
| STW $\quad\left(\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 4 | 0011101dddaaasss | Indexed store word with postincrement |
| STB $\quad\left(-\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 4 | 0011010dddaaasss | Indexed store byte with predecrement |
| STW ( $\left.-\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 4 | 0011110dddaaasss | Indexed store word with predecrement |

Table 3.2. 16-bit load/store instructions

| Opcode | Format | Encoding | Description |
| :--- | :--- | :---: | :---: | :--- |
| BRA $\quad \mathrm{S}$ | 7 | 0100000sssssssss | Relative branch |
| BAL $\quad \mathrm{S}, \mathrm{R}_{\mathrm{b}}$ | 6 | 0100001ssssssbbb | Relative branch and link |
| BEQ $\quad \mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 3 | 0100010sssaaabbb | Relative branch if equal |
| BNE $\quad \mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 3 | 0100011sssaaabbb | Relative branch if not equal |
| BLTS $\quad \mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 3 | 0100100sssaaabbb | Relative branch if signed less than |

## EMBECOSM ${ }^{\circledR}$

| Opcode |  | Format | Encoding | Description |
| :---: | :---: | :---: | :---: | :---: |
| BLES | $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 3 | 0100101sssaaabbb | Relative branch if signed less than or equal to |
| BLTU | $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 3 | 0100110sssaaabbb | Relative branch if unsigned less than |
| BLEU | $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 3 | 0100111sssaaabbb | Relative branch if unsigned less than or equal to |
| JMP | $\mathrm{R}_{\mathrm{d}}$ | 1 | 0101000ddd000000 | Absolute jump |
| JAL | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0101001ddd000bbb | Absolute jump and link |
| JEQ | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0101010dddaaabbb | Absolute jump if equal |
| JNE | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0101011dddaaabbb | Absolute jump if not equal |
| JLTS | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0101100dddaaabbb | Absolute jump if signed less than |
| JLES | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0101101dddaaabbb | Absolute jump if signed less than or equal to |
| JLTU | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0101110dddaaabbb | Absolute jump if unsigned less than |
| JLEU | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 1 | 0101111dddaaabbb | Absolute jump if unsigned less than or equal to |

Table 3.3. 16-bit branch/jump instructions

| Opcode | Format | Encoding | Description |
| :--- | :---: | :---: | :--- |
| RTE $\quad \mathrm{R}_{\mathrm{d}}$ | 1 | 0110000ddd000000 | Return from exception |

Table 3.4. Miscellaneous 16-bit instructions

### 3.3.2. 32-bit Instructions of AAP

In the following list, the encoding is shown with the word at the lower address first.

- Table 3.5 lists all the 32 -bit ALU instructions, which have class 00xx;
- Table 3.6 lists all the 32-bit load/store instructions, which have class 01xx;
- Table 3.7 lists all the 32-bit branch/jump instructions, which have class 10xx; and
- There are no 32-bit instructions in the miscellaneous class, but if there were, they would have have class 11xx.

| Opcode |  | Format | Encoding | Description |
| :---: | :---: | :---: | :---: | :---: |
| NOP | $\mathrm{R}_{\mathrm{d}}$, I | 14 | 1000000dddiiiiii <br> 0000000dddiiiiii | No operation |
| ADD | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000001dddaaabbb 0000000dddaaabbb | Unsigned add |
| SUB | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000010dddaaabbb 0000000dddaaabbb | Unsigned subtract |
| AND | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000011dddaaabbb 0000000dddaaabbb | Bitwise AND |
| OR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000100dddaaabbb 0000000dddaaabbb | Bitwise OR |

## EMBECOSM ${ }^{\circledR}$

| Opcode |  | Format | Encoding | Description |
| :---: | :---: | :---: | :---: | :---: |
| XOR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000101dddaaabbb 0000000dddaaabbb | Bitwise exclusive OR |
| ASR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000110dddaaabbb 0000000dddaaabbb | Arithmetic shift right |
| LSL | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000111dddaaabbb 0000000dddaaabbb | Logical shift left |
| LSR | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1001000dddaaabbb 0000000dddaaabbb | Logical shift right |
| MOV | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}$ | 8 | 1001001dddaaa000 0000000dddaaa000 | Move register to register |
| ADDI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 11 | 1001010dddaaaiii 000iiiidddaaaiii | Unsigned add immediate |
| SUBI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 11 | 1001011dddaaaiii 000iiiidddaaaiii | Unsigned subtract immediate |
| ASRI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 9 | 1001100dddaaaiii <br> 0000000dddaaaiii | Arithmetic shift right immediate |
| LSLI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 9 | 1001101dddaaaiii 0000000dddaaaiii | Logical shift left immediate |
| LSRI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 9 | 1001110dddaaaiii 0000000dddaaaiii | Logical shift right immediate |
| MOVI | $\mathrm{R}_{\mathrm{d}}, \mathrm{I}$ | 15 | 1001111dddiiiiii 000iiiidddiiiiii | Move immediate to register |
| ADDC | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000001dddaaabbb 0000001dddaaabbb | Add with carry |
| SUBC | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1000010dddaaabbb 0000001dddaaabbb | Subtract with carry |
| ANDI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 10 | 1000011dddaaaiii 000iii1dddaaaiii | Bitwise AND immediate |
| ORI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 10 | 1000100dddaaaiii 000iii1dddaaaiii | Bitwise OR immediate |
| XORI | $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$ | 10 | 1000101dddaaaiii 000iii1dddaaaiii | Bitwise exclusive OR immediate |

Table 3.5. 32-bit ALU instructions

| Opcode | Format | Encoding | Description |
| :--- | :---: | :---: | :--- |
| LDB $\quad \mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 13 | 1010000dddaaasss <br> 000ssssdddaaasss | Indexed load byte |

## EMBECOSM ${ }^{\circledR}$

| Opcode |  | Format | Encoding | Description |
| :---: | :---: | :---: | :---: | :---: |
| LDW | $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 13 | 1010100dddaaasss 000ssssdddaaasss | Indexed load word |
| LDB | $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}+, \mathrm{S}\right)$ | 13 | 1010001dddaaasss 000ssssdddaaasss | Indexed load byte with postincrement |
| LDW | $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}+, \mathrm{S}\right)$ | 13 | 1010101dddaaasss 000ssssdddaaasss | Indexed load word with postincrement |
| LDB | $\mathrm{R}_{\mathrm{d}},\left(-\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 13 | 1010010dddaaasss 000ssssdddaaasss | Indexed load byte with predecrement |
| LDW | $\mathrm{R}_{\mathrm{d}},\left(-\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$ | 13 | 1010110dddaaasss 000ssssdddaaasss | Indexed load word with predecrement |
| STB | $\left(\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 13 | 1011000dddaaasss 000ssssdddaaasss | Indexed store byte |
| STW | $\left(\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 13 | 1011100dddaaasss 000ssssdddaaasss | Indexed store word |
| STB | $\left(\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 13 | 1011001dddaaasss <br> 000ssssdddaaasss | Indexed store byte with postincrement |
| STW | $\left(\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$ | 13 | 1011101dddaaasss 000ssssdddaaasss | Indexed store word with postincrement |
| STB | $\left(-R_{d}, S\right), R_{a}$ | 13 | 1011010dddaaasss 000ssssdddaaasss | Indexed store byte with predecrement |
| STW | $\left(-R_{d}, S\right), \mathrm{R}_{\mathrm{a}}$ | 13 | 1011111dddaaasss 000ssssdddaaasss | Indexed store word with predecrement |

Table 3.6. 32-bit load/store instructions

| Opcode | Format | Encoding | Description |
| :---: | :---: | :---: | :---: |
| BRA S | 17 | 1100000sssssssss 000sssssssssssss | Relative branch |
| BAL $\mathrm{S}, \mathrm{R}_{\mathrm{b}}$ | 16 | 1100001ssssssbbb 000ssssssssssbbb | Relative branch and link |
| BEQ $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 12 | 1100010sssaaabbb 000sssssssaaabbb | Relative branch if equal |
| BNE $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 12 | 1100011sssaaabbb 000sssssssaaabbb | Relative branch if not equal |
| BLTS $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 12 | 1100100sssaaabbb 000sssssssaaabbb | Relative branch if signed less than |
| BLES $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 12 | 1100101sssaaabbb <br> 000sssssssaaabbb | Relative branch if signed less than or equal to |

## EMBECOSM ${ }^{\circledR}$

| Opcode | Format | Encoding | Description |
| :---: | :---: | :---: | :---: |
| BLTU $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 12 | 1100110sssaaabbb 000sssssssaaabbb | Relative branch if unsigned less than |
| BLEU $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 12 | 1100111sssaaabbb 000sssssssaaabbb | Relative branch if unsigned less than or equal to |
| JMP $\quad \mathrm{R}_{\mathrm{d}}$ | 8 | 1101000ddd000000 0000000ddd000000 | Absolute jump |
| JAL $\quad \mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101001ddd000bbb 0000000ddd000bbb | Absolute jump and link |
| JEQ $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101010dddaaabbb 0000000dddaaabbb | Absolute jump if equal |
| JNE $\quad \mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101011dddaaabbb 0000000dddaaabbb | Absolute jump if not equal |
| JLTS $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101100dddaaabbb 0000000dddaaabbb | Absolute jump if signed less than |
| JLES $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101101dddaaabbb 0000000dddaaabbb | Absolute jump if signed less than or equal to |
| JLTU $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101110dddaaabbb 0000000dddaaabbb | Absolute jump if unsigned less than |
| JLEU $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101111dddaaabbb 0000000dddaaabbb | Absolute jump if unsigned less than or equal to |
| JMPL $\mathrm{R}_{\mathrm{d}}$ | 8 | 1101000ddd000000 0000001ddd000000 | Absolute jump long |
| JALL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101001ddd000bbb 0000001ddd000bbb | Absolute jump long and link |
| JEQL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101010dddaaabbb 0000001dddaaabbb | Absolute jump long if equal |
| JNEL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101011dddaaabbb 0000001dddaaabbb | Absolute jump long if not equal |
| JLTSL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101100dddaaabbb 0000001dddaaabbb | Absolute jump long if signed less than |
| JLESL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101101dddaaabbb 0000001dddaaabbb | Absolute jump long if signed less than or equal to |
| JLTUL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101110dddaaabbb 0000001dddaaabbb | Absolute jump long if unsigned less than |
| JLEUL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$ | 8 | 1101111dddaaabbb 0000001dddaaabbb | Absolute jump long if unsigned less than or equal to |

Table 3.7. 32-bit branch/jump instructions

### 3.4. Detailed Descriptions of $\mathbf{1 6}$-bit ALU Instructions

### 3.4.1. NOP: No Operation

Encoding (format 5):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
NOP $R_{d}$, $I$
Constraints:
$d \leq 7$
$\mathrm{I} \leq 63$
Outcome:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode may trigger side-effects in implementations, depending on the value of $I$, particularly when simulating (see Section 2.3).
All implementations should use $\mathrm{d}=0, \mathrm{I}=0$ as the break instruction for debugging, which should halt the processor.
All implementations should use $\mathrm{d}=0, \mathrm{I}=1$ as a true no-operation instruction.
The rationale behind this decision is that in an erroneous program, the most likely value to be encountered as a random instruction is zero, which will stop the processor.

### 3.4.2. ADD: Unsigned Add

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
ADD $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 7$
$\mathrm{b} \leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}+\mathrm{R}_{\mathrm{b}}$
carry $\leftarrow\left(\left(R_{a}+R_{b}\right) \geq 2^{16}\right)$ ? $1: 0$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

### 3.4.3. SUB: Unsigned Subtract

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:

## EMBECOSM ${ }^{\circledR}$

## SUB $R_{d}, R_{a}, R_{b}$

Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$\mathrm{d} \leq 7$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}-\mathrm{R}_{\mathrm{b}} \\
& \text { carry } \leftarrow\left(\mathrm{R}_{\mathrm{b}}>\mathrm{R}_{\mathrm{a}}\right) \text { ? } 1: 0 \\
& \mathrm{PC} \leftarrow \mathrm{PC}+1
\end{aligned}
$$

### 3.4.4. AND: Bitwise AND

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
AND $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$\mathrm{d} \leq 7$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \& \mathrm{R}_{\mathrm{b}} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+1
\end{aligned}
$$

### 3.4.5. OR: Bitwise OR

Encoding (format 1):

| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
OR $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$\mathrm{d} \leq 7$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \mid \mathrm{R}_{\mathrm{b}} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+1
\end{aligned}
$$

### 3.4.6. XOR: Bitwise Exclusive OR

Encoding (format 1):

## EMBECOSM ${ }^{\text {® }}$

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
XOR $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \wedge \mathrm{R}_{\mathrm{b}}$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

### 3.4.7. ASR: Arithmetic Shift Right

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
ASR $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \mid(\right.$ carry $\left.\left.\ll 16)\right) \gg \mathrm{R}_{\mathrm{b}}\right)$
carry $\leftarrow 0$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
If $R_{b} \geq 17$ the result in $R_{d}$ will be zero.
The carry flag is always cleared, even if a shift of zero is specified.

### 3.4.8. LSL: Logical Shift Left

Encoding (format 1):

| 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{~d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LSL $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$

## EMBECOSM ${ }^{8}$

$\mathrm{d} \leq 7$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \ll \mathrm{R}_{\mathrm{b}} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+1
\end{aligned}
$$

## Notes:

If $R_{b} \geq 16$ the result in $R_{d}$ will be zero.

### 3.4.9. LSR: Logical Shift Right

Encoding (format 1):

Syntax:
LSR $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \gg \mathrm{R}_{\mathrm{b}}$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
If $R_{b} \geq 16$ the result in $R_{d}$ will be zero.

### 3.4.10. MOV: Move Register to Register

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
MOV $R_{d}, R_{a}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

### 3.4.11. ADDI: Unsigned Add Immediate

Encoding (format 2):

## EMBECOSM

Syntax:
ADDI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$

## Constraints:

$a \leq 7$
$\mathrm{d} \leq 7$
$\mathrm{I} \leq 7$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}+\mathrm{I}$
carry $\leftarrow\left(\left(R_{a}+I\right) \geq 2^{16}\right)$ ? $1: 0$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
Adding constant zero can be used to clear the carry flag.

### 3.4.12. SUBI: Unsigned Subtract Immediate

Encoding (format 2):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
SUBI $R_{d}, R_{a}, I$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{d} \leq 7$
$\mathrm{I} \leq 7$
Outcome:

```
\(\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}-\mathrm{I}\)
carry \(\leftarrow\left(\mathrm{I}>\mathrm{R}_{\mathrm{a}}\right)\) ? \(1: 0\)
\(\mathrm{PC} \leftarrow \mathrm{PC}+1\)
```


### 3.4.13. ASRI: Arithmetic Shift Right Immediate

Encoding (format 2):

| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
ASRI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{d} \leq 7$
$1 \leq$ I $\leq 8$
Outcome:

## EMBECOSM

```
\(\mathrm{R}_{\mathrm{d}} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \mid(\right.\) carry \(\left.\left.\ll 16)\right) \gg \mathrm{I}\right)\)
carry \(\leftarrow 0\)
\(\mathrm{PC} \leftarrow \mathrm{PC}+1\)
```

Notes:
The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

### 3.4.14. LSLI: Logical Shift Left Immediate

Encoding (format 2):

| 0 | 0 | 0 | 1 | 1 | 0 | 1 | $d_{2}$ | $d_{1}$ | $d_{0}$ | $a_{2}$ | $a_{1}$ | $a_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LSLI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}$, I

## Constraints:

$\mathrm{a} \leq 7$
$\mathrm{d} \leq 7$
$1 \leq \mathrm{I} \leq 8$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \ll \mathrm{I}$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as $000_{2}$. The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

### 3.4.15. LSRI: Logical Shift Right Immediate

Encoding (format 2):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

LSRI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{d} \leq 7$
$1 \leq \mathrm{I} \leq 8$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \gg \mathrm{I}$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:

## EMBECOSM

The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as 000 . The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

### 3.4.16. MOVI: Move Immediate to Register

Encoding (format 5):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
MOVI $\mathrm{R}_{\mathrm{d}}$,I
Constraints:
$\mathrm{d} \leq 7$
$\mathrm{I} \leq 63$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{I}$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

### 3.5. Detailed Descriptions of 16-bit Load/Store Instructions

### 3.5.1. LDB: Indexed Load Byte

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDB $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$
Constraints:
$\mathrm{d} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right]$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.2. LDW: Indexed Load Word

Encoding (format 4):

| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDW $R_{d},\left(R_{a}, S\right)$
Constraints:

## EMBECOSM ${ }^{\text {® }}$

$$
\begin{aligned}
& d \leq 7 \\
& -4 \leq S \leq 3
\end{aligned}
$$

Outcome:

```
\(\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right] \|\left(\operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})+1\right] \ll 8\right)\)
\(\mathrm{PC} \leftarrow \mathrm{PC}+1\)
```

Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.3. LDB: Indexed Load Byte with Postincrement

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDB $R_{d},\left(R_{\mathrm{a}}+, \mathrm{S}\right)$
Constraints:
$\mathrm{d} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right]$
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.4. LDW: Indexed Load Word with Postincrement

Encoding (format 4):

| 0 | 0 | 1 | 0 | 1 | 0 | 1 | $d_{2}$ | $d_{1}$ | $d_{0}$ | $a_{2}$ | $a_{1}$ | $a_{0}$ | $s_{2}$ | $s_{1}$ | $s_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDW $R_{d},\left(R_{a}+, S\right)$
Constraints:
$\mathrm{d} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right] \mid\left(\operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})+1\right] \ll 8\right)$
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:

## EMBECOSM ${ }^{\text {® }}$

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.5. LDB: Indexed Load Byte with Predecrement

Encoding (format 4):

$$
\begin{array}{|l|ll|llll|lll|llllll|}
\hline \boldsymbol{0} & \mathbf{0} & \mathbf{1} & \mathbf{0} & \mathbf{0} & \mathbf{1} & \mathbf{0} & \mathrm{d}_{2} & \mathrm{~d}_{1} & \mathrm{~d}_{0} & \mathrm{a}_{2} & \mathrm{a}_{1} & \mathrm{a}_{0} & \mathrm{~s}_{2} & \mathrm{~s}_{1} & \mathrm{~s}_{0} \\
\hline
\end{array}
$$

Syntax:

$$
\text { LDB } R_{d},\left(-R_{a}, S\right)
$$

## Constraints:

$\mathrm{d} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}-\operatorname{SignExt}(\mathrm{S})$
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}\right]$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
For the avoidance of doubt, the decrement of $\mathrm{R}_{\mathrm{a}}$ is carried out before $\mathrm{R}_{\mathrm{a}}$ is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.6. LDW: Indexed Load Word with Predecrement

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDW $R_{d},\left(-R_{a}, S\right)$
Constraints:
$\mathrm{d} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}-\operatorname{SignExt}(\mathrm{S})$
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}\right] \mid\left(\operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+1\right] \ll 8\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
For the avoidance of doubt, the decrement of $\mathrm{R}_{\mathrm{a}}$ is carried out before $\mathrm{R}_{\mathrm{a}}$ is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

## EMBECOSM ${ }^{\text {® }}$

### 3.5.7. STB: Indexed Store Byte

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
STB $\left(\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:
$\mathrm{d} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\operatorname{dmem}\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.8. STW: Indexed Store Word

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
STW $\left(\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:
$d \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\operatorname{dmem}\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
dmem $\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})+1\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \gg 8\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.9. STB: Indexed Store Byte with Postincrement

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

STB $\left(\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:

## EMBECOSM ${ }^{\circledR}$

$d \leq 7$
$-4 \leq S \leq 3$

Outcome:
dmem $\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.10. STW: Indexed Store Word with Postincrement

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

STW ( $\left.\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:
$\mathrm{d} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
dmem $\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
dmem $\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})+1\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \gg 8\right)$
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.11. STB: Indexed Store Byte with Predecrement

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:

$$
\text { STB }\left(-\mathrm{R}_{\mathrm{d}}, \mathrm{~S}\right), \mathrm{R}_{\mathrm{a}}
$$

Constraints:

$$
\begin{aligned}
& d \leq 7 \\
& -4 \leq S \leq 3
\end{aligned}
$$

Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}-\operatorname{SignExt}(\mathrm{S})$

## EMBECOSM ${ }^{\circledR}$

```
dmem \(\left[\mathrm{R}_{\mathrm{d}}\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)\)
\(\mathrm{PC} \leftarrow \mathrm{PC}+1\)
```

Notes:
For the avoidance of doubt, the decrement of $\mathrm{R}_{\mathrm{a}}$ is carried out before $\mathrm{R}_{\mathrm{a}}$ is used to compute the address for loading.
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.5.12. STW: Indexed Store Word with Predecrement

Encoding (format 4):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
STW ( $\left.-\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:
$d \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}-\operatorname{SignExt}(\mathrm{S})$
dmem $\left[R_{d}\right] \leftarrow\left(R_{\mathrm{a}} \& 255\right)$
dmem $\left[\mathrm{R}_{\mathrm{d}}+1\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \gg 8\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
For the avoidance of doubt, the decrement of $\mathrm{R}_{\mathrm{a}}$ is carried out before $\mathrm{R}_{\mathrm{a}}$ is used to compute the address for loading.

This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.6. Detailed Descriptions of 16-bit Branch/Jump Instructions

## Note

The only branch/jump comparisons provided are for "equal", "not equal", "less than" and "greater than". Branch/jump comparisons for "less than or equal" and "greater than or equal" can be provided by using "greater than" and "less than" respectively in the opposite direction."

Purists will point out that this reduces the opportunity for branch prediction and pipeline preservation. However the limited instruction space means not all opcodes can be provided.

### 3.6.1. BRA: Relative Branch

Encoding (format 7):

$$
\begin{array}{l|ll|llll|lllllllll|}
\hline 0 & 1 & 0 & 0 & 0 & 0 & 0 & s_{8} & s_{7} & s_{6} & s_{5} & s_{4} & s_{3} & s_{2} & s_{1} & s_{0}
\end{array}
$$

Syntax:

## EMBECOSM

BRA S
Constraints:

$$
-256 \leq \mathrm{S} \leq 255
$$

Outcome:
$\mathrm{PC} \leftarrow \mathrm{PC}+\operatorname{SignExt}(\mathrm{S})$
Notes:
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.6.2. BAL: Relative Branch and Link

Encoding (format 6):

| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
BAL $S, R_{b}$
Constraints:
$\mathrm{b} \leq 7$
$-32 \leq \mathrm{S} \leq 31$
Outcome:
$\mathrm{R}_{\mathrm{b}} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+\operatorname{SignExt}(\mathrm{S})$
Notes:
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.
Branching to a non-existent location will trigger a bus error exception.

### 3.6.3. BEQ: Relative Branch if Equal

Encoding (format 3):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
BEQ $S, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}=\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+1$

## EMBECOSM ${ }^{\text {® }}$

## Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.6.4. BNE: Relative Branch if Not Equal

Encoding (format 3):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

BNE $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 7$
$\mathrm{b} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \neq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+1$
Notes:
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.
Branching to a non-existent location will trigger a bus error exception.

### 3.6.5. BLTS: Relative Branch if Signed Less Than

Encoding (format 3):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
BLTS $S, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+1$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

## EMBECOSM ${ }^{\circledR}$

### 3.6.6. BLES: Relative Branch if Signed Less Than or Equal To

Encoding (format 3):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
BLES $S, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+1$
Notes:
The comparison between $R_{a}$ and $R_{b}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.
Branching to a non-existent location will trigger a bus error exception.

### 3.6.7. BLTU: Relative Branch if Unsigned Less Than

Encoding (format 3):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
BLTU $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$

## Constraints:

$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+1$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.
Branching to a non-existent location will trigger a bus error exception.

### 3.6.8. BLEU: Relative Branch if Unsigned Less Than or Equal To

Encoding (format 3):

| 0 | 1 | 0 | 0 | 1 | 1 | 1 | $s_{2}$ | $s_{1}$ | $s_{0}$ | $a_{2}$ | $a_{1}$ | $a_{0}$ | $b_{2}$ | $b_{1}$ | $b_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## EMBECOSM

Syntax:
BLEU $S, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$-4 \leq \mathrm{S} \leq 3$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+1$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.6.9. JMP: Absolute Jump

Encoding (format 1):

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | $d_{2}$ | $d_{1}$ | $d_{0}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JMP $\mathrm{R}_{\mathrm{d}}$
Constraints:
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{PC} \leftarrow \mathrm{R}_{\mathrm{d}}$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

### 3.6.10. JAL: Absolute Jump and Link

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JAL $R_{d}, R_{b}$
Constraints:
$\mathrm{b} \leq 7$
$\mathrm{d} \leq 7$
Outcome:

## EMBECOSM

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{b}} \leftarrow \mathrm{PC}+1 \\
& \mathrm{PC} \leftarrow \mathrm{R}_{\mathrm{d}}
\end{aligned}
$$

## Notes:

Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.
Jumping to a non-existent location will trigger a bus error exception.

### 3.6.11. JEQ: Absolute Jump if Equal

Encoding (format 1):

| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JEQ $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}=\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+1$
Notes:
Remember that the program counter is a word address, so the value in $\mathrm{R}_{\mathrm{d}}$ should be a word address.
Jump to a non-existent location will trigger a bus error exception.

### 3.6.12. JNE: Absolute Jump if Not Equal

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JNE $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \neq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+1$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.
Jump to a non-existent location will trigger a bus error exception.

### 3.6.13. JLTS: Absolute Jump if Signed Less Than

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

JLTS $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
b $\leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+1$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.6.14. JLES: Absolute Jump if Signed Less Than or Equal To

Encoding (format 1):

| $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JLES $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+1$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.

Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.6.15. JLTU: Absolute Jump if Unsigned Less Than

Encoding (format 1):

## EMBECOSM ${ }^{\circledR}$

| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JLTU $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+1$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.
Jump to a non-existent location will trigger a bus error exception.

### 3.6.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To

Encoding (format 1):

| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JLEU $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 7$
$\mathrm{b} \leq 7$
$\mathrm{d} \leq 7$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+1$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.
Jump to a non-existent location will trigger a bus error exception.

### 3.7. Detailed Descriptions of $\mathbf{1 6}$-bit Miscellaneous Instructions

### 3.7.1. RTE: Return from Exception

Encoding (format 1):

| 0 | 1 | 1 | 0 | 0 | 0 | 0 | $\mathrm{~d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:

## EMBECOSM ${ }^{\circledR}$

RTE $\mathrm{R}_{\mathrm{d}}$
Constraints:
$d \leq 7$
Outcome:
$\mathrm{PC} \leftarrow \mathrm{R}_{\mathrm{d}}$
Notes:
This opcode is not fully defined, pending agreement on the exception mechanism for AAP.

### 3.8. Detailed Descriptions of 32-bit ALU Instructions

At this time, this section is incomplete.

### 3.8.1. NOP: No Operation

Encoding (format 14, first word at lower address):

| $\mathbf{1}$ | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{~d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{i}_{11}$ | $\mathrm{i}_{10}$ | $\mathrm{i}_{9}$ | $\mathrm{i}_{8}$ | $\mathrm{i}_{7}$ | $\mathrm{i}_{6}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
NOP $R_{d}$, $I$
Constraints:
$d \leq 63$
I $\leq 4095$
Outcome:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
Notes:
This opcode may trigger side-effects in implementations, depending on the value of I , particularly when simulating (see Section 2.3).

There are no conventions for any values of d or I for the 32-bit version of NOP.

### 3.8.2. ADD: Unsigned Add

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
ADD $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$\mathrm{a} \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$

## EMBECOSM ${ }^{\circledR}$

Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}+\mathrm{R}_{\mathrm{b}} \\
& \operatorname{carry} \leftarrow\left(\left(\mathrm{R}_{\mathrm{a}}+\mathrm{R}_{\mathrm{b}}\right) \geq 2^{16}\right) ? 1: 0 \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

### 3.8.3. SUB: Unsigned Subtract

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
SUB $R_{d}, R_{a}, R_{b}$

## Constraints:

$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}-\mathrm{R}_{\mathrm{b}} \\
& \operatorname{carry} \leftarrow\left(\mathrm{R}_{\mathrm{b}}>\mathrm{R}_{\mathrm{a}}\right) \text { ? } 1: 0 \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

### 3.8.4. AND: Bitwise AND

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
AND $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \& \mathrm{R}_{\mathrm{b}} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

### 3.8.5. OR: Bitwise OR

Encoding (format 8, first word at lower address):

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | $d_{2}$ | $d_{1}$ | $d_{0}$ | $a_{2}$ | $a_{1}$ | $a_{0}$ | $b_{2}$ | $b_{1}$ | $b_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## EMBECOSM ${ }^{\circledR}$

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
OR $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \mid \mathrm{R}_{\mathrm{b}}$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

### 3.8.6. XOR: Bitwise Exclusive OR

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
XOR $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \wedge \mathrm{R}_{\mathrm{b}} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

### 3.8.7. ASR: Arithmetic Shift Right

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{0}$ | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
ASR $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:

## EMBECOSM

```
\(\mathrm{R}_{\mathrm{d}} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \mid(\right.\) carry \(\left.\left.\ll 16)\right) \gg \mathrm{R}_{\mathrm{b}}\right)\)
carry \(\leftarrow 0\)
\(\mathrm{PC} \leftarrow \mathrm{PC}+2\)
```

Notes:
If $R_{b} \geq 17$ the result in $R_{d}$ will be zero.
The carry flag is always cleared, even if a shift of zero is specified.

### 3.8.8. LSL: Logical Shift Left

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $d_{4}$ | $d_{3}$ | $a_{5}$ | $a_{4}$ | $a_{3}$ | $b_{5}$ | $b_{4}$ | $b_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LSL $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \ll \mathrm{R}_{\mathrm{b}}$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
If $R_{b} \geq 16$ the result in $R_{d}$ will be zero.

### 3.8.9. LSR: Logical Shift Right

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
LSR $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$d \leq 63$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \gg \mathrm{R}_{\mathrm{b}} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

## EMBECOSM

Notes:
If $R_{b} \geq 16$ the result in $R_{d}$ will be zero.

### 3.8.10. MOV: Move Register to Register

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $d_{4}$ | $d_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | 0 | 0 | 0 |

Syntax:
MOV $R_{d}, R_{a}$
Constraints:
$a \leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

### 3.8.11. ADDI: Unsigned Add Immediate

Encoding (format 11, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | $\mathrm{i}_{9}$ | $\mathrm{i}_{8}$ | $\mathrm{i}_{7}$ | $\mathrm{i}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
ADDI $R_{d}, R_{a}, I$
Constraints:
$a \leq 63$
$\mathrm{d} \leq 63$
$\mathrm{I} \leq 63$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}+\mathrm{I}$
carry $\leftarrow\left(\left(R_{a}+I\right) \geq 2^{16}\right)$ ? $1: 0$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
Adding constant zero can be used to clear the carry flag.

### 3.8.12. SUBI: Unsigned Subtract Immediate

Encoding (format 11, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{i}_{9}$ | $\mathrm{i}_{8}$ | $\mathrm{i}_{7}$ | $\mathrm{i}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |

## EMBECOSM

Syntax:
SUBI $R_{d}, R_{a}, I$
Constraints:
$a \leq 63$
$\mathrm{d} \leq 63$
I $\leq 63$
Outcome:

```
\(\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}-\mathrm{I}\)
carry \(\leftarrow\left(\mathrm{I}>\mathrm{R}_{\mathrm{a}}\right)\) ? \(1: 0\)
\(\mathrm{PC} \leftarrow \mathrm{PC}+2\)
```


### 3.8.13. ASRI: Arithmetic Shift Right Immediate

Encoding (format 9, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |

Syntax:
ASRI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$
Constraints:
$a \leq 63$
$\mathrm{d} \leq 63$
$1 \leq \mathrm{I} \leq 64$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \mid(\right.$ carry $\left.\left.\ll 16)\right) \gg \mathrm{I}\right)$
carry $\leftarrow 0$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
If $\mathrm{I} \geq 17$ the result in $\mathrm{R}_{\mathrm{d}}$ will be zero.
The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as $000000_{2}$. The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

### 3.8.14. LSLI: Logical Shift Left Immediate

Encoding (format 9, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |

Syntax:
LSLI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$

Constraints:
$a \leq 63$
$\mathrm{d} \leq 63$
$1 \leq \mathrm{I} \leq 64$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \ll \mathrm{I} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

Notes:
If $\mathrm{I} \geq 16$ the result in $R_{d}$ will be zero.
The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as $000000_{2}$. The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

### 3.8.15. LSRI: Logical Shift Right Immediate

Encoding (format 9, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |

Syntax:
LSRI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$
Constraints:
$\mathrm{a} \leq 63$
$\mathrm{d} \leq 63$
$1 \leq \mathrm{I} \leq 64$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \gg \mathrm{I}$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
If $\mathrm{I} \geq 16$ the result in $R_{d}$ will be zero.
The shift is encoded with a value 1 less than specified (i.e. a shift of 1 is encoded as $000000_{2}$. The rationale is that shifting by zero is pointless. It is not needed to clear the carry flag, since there are other ways of clearing the it (for example adding constant zero).

### 3.8.16. MOVI: Move Immediate to Register

Encoding (format 15, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{i}_{15}$ | $\mathrm{i}_{14}$ | $\mathrm{i}_{13}$ | $\mathrm{i}_{12}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{i}_{11}$ | $\mathrm{i}_{10}$ | $\mathrm{i}_{9}$ | $\mathrm{i}_{8}$ | $\mathrm{i}_{7}$ | $\mathrm{i}_{6}$ |

Syntax:
MOVI $R_{d}, I$

## EMBECOSM ${ }^{\circledR}$

Constraints:
$\mathrm{d} \leq 63$
I $\leq 65535$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{I} \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

### 3.8.17. ADDC: Unsigned Add with Carry

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | $\mathbf{1}$ | $d_{5}$ | $d_{4}$ | $d_{3}$ | $a_{5}$ | $a_{4}$ | $a_{3}$ | $b_{5}$ | $b_{4}$ | $b_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
ADDC $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}+\mathrm{R}_{\mathrm{b}}+$ carry
carry $\leftarrow\left(\left(R_{a}+R_{b}+\right.\right.$ carry $\left.) \geq 2^{16}\right)$ ? $1: 0$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

### 3.8.18. SUBC: Unsigned Subtract with Carry

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
SUBC $R_{d}, R_{a}, R_{b}$
Constraints:
$\mathrm{a} \leq 63$
$\mathrm{b} \leq 63$
$\mathrm{d} \leq 63$
Outcome:

```
\(\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}}-\mathrm{R}_{\mathrm{b}}\) - carry
carry \(\leftarrow\left(\left(\mathrm{R}_{\mathrm{b}}+\right.\right.\) carry \(\left.)>\mathrm{R}_{\mathrm{a}}\right)\) ? \(1: 0\)
\(\mathrm{PC} \leftarrow \mathrm{PC}+2\)
```


## EMBECOSM ${ }^{\circledR}$

### 3.8.19. ANDI: Bitwise AND Immediate

Encoding (format 10, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{i}_{8}$ | $\mathrm{i}_{7}$ | $\mathrm{i}_{6}$ | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |

Syntax:
ANDI $R_{d}, R_{a}, I$
Constraints:
$a \leq 63$
$\mathrm{d} \leq 63$
$\mathrm{I} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \mathrm{B}_{\mathrm{I}} \mathrm{I}$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

### 3.8.20. ORI: Bitwise OR immediate

Encoding (format 10, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| $\boldsymbol{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\mathrm{i}_{8}$ | $\mathrm{i}_{7}$ | $\mathrm{i}_{6}$ | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
ORI $R_{d}, R_{a}, I$
Constraints:
$a \leq 63$
$\mathrm{d} \leq 63$
I $\leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \mid \mathrm{I}$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

### 3.8.21. XORI: Bitwise Exclusive OR Immediate

Encoding (format 10, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{i}_{2}$ | $\mathrm{i}_{1}$ | $\mathrm{i}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{i}_{8}$ | $\mathrm{i}_{7}$ | $\mathrm{i}_{6}$ | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{i}_{5}$ | $\mathrm{i}_{4}$ | $\mathrm{i}_{3}$ |

Syntax:
XORI $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{I}$
Constraints:

## EMBECOSM ${ }^{\circledR}$

$a \leq 63$
$\mathrm{d} \leq 63$
$\mathrm{I} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{a}} \wedge \mathrm{I}$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

### 3.9. Detailed Descriptions of 32-bit Load/Store Instructions

### 3.9.1. LDB: Indexed Load Byte

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |

Syntax:
LDB $R_{d},\left(R_{a}, S\right)$
Constraints:
$d \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right]$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.2. LDW: Indexed Load Word

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $d_{5}$ | $\mathrm{~d}_{4}$ | $d_{3}$ | $a_{5}$ | $a_{4}$ | $a_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDW $R_{d},\left(R_{a}, S\right)$
Constraints:
$d \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right] \mid\left(\operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})+1\right] \ll 8\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$

## EMBECOSM ${ }^{\circledR}$

Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.3. LDB: Indexed Load Byte with Postincrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |

Syntax:
LDB $R_{d},\left(R_{\mathrm{a}}+, \mathrm{S}\right)$

## Constraints:

$\mathrm{d} \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right]$
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.4. LDW: Indexed Load Word with Postincrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | $s_{9}$ | $s_{8}$ | $s_{7}$ | $s_{6}$ | $d_{5}$ | $d_{4}$ | $d_{3}$ | $a_{5}$ | $a_{4}$ | $a_{3}$ | $s_{5}$ | $s_{4}$ | $s_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDW $\mathrm{R}_{\mathrm{d}},\left(\mathrm{R}_{\mathrm{a}}+, \mathrm{S}\right)$
Constraints:
$d \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})\right] \mid\left(\operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})+1\right] \ll 8\right)$
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

## EMBECOSM ${ }^{\circledR}$

### 3.9.5. LDB: Indexed Load Byte with Predecrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDB $R_{d},\left(-R_{a}, S\right)$

## Constraints:

$d \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}-\operatorname{SignExt}(\mathrm{S})$
$\mathrm{R}_{\mathrm{d}} \leftarrow \operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}\right]$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.6. LDW: Indexed Load Word with Predecrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $d_{5}$ | $\mathrm{~d}_{4}$ | $d_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
LDW $\mathrm{R}_{\mathrm{d}},\left(-\mathrm{R}_{\mathrm{a}}, \mathrm{S}\right)$
Constraints:
$d \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{a}} \leftarrow \mathrm{R}_{\mathrm{a}}-\operatorname{SignExt}(\mathrm{S})$
$\mathrm{R}_{\mathrm{d}} \leftarrow$ dmem $\left[\mathrm{R}_{\mathrm{a}}\right] \mid\left(\operatorname{dmem}\left[\mathrm{R}_{\mathrm{a}}+1\right] \ll 8\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.7. STB: Indexed Store Byte

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## EMBECOSM

```
\begin{tabular}{|l|ll|llll|lll|llllll|}
\hline \(\boldsymbol{0}\) & \(\mathbf{0}\) & \(\mathbf{0}\) & \(\mathrm{s}_{9}\) & \(\mathrm{~s}_{8}\) & \(\mathrm{~s}_{7}\) & \(\mathrm{~s}_{6}\) & \(\mathrm{~d}_{5}\) & \(\mathrm{~d}_{4}\) & \(\mathrm{~d}_{3}\) & \(\mathrm{a}_{5}\) & \(\mathrm{a}_{4}\) & \(\mathrm{a}_{3}\) & \(\mathrm{~s}_{5}\) & \(\mathrm{~s}_{4}\) & \(\mathrm{~s}_{3}\) \\
\hline
\end{tabular}
```

Syntax:
STB $\left(\mathrm{R}_{\mathrm{d}}, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:
$\mathrm{d} \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\operatorname{dmem}\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.8. STW: Indexed Store Word

Encoding (format 13, first word at lower address):

| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $d_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |

Syntax:
STW $\left(R_{d}, S\right), R_{a}$
Constraints:
$d \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\operatorname{dmem}\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
dmem $\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})+1\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \gg 8\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.9. STB: Indexed Store Byte with Postincrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |

Syntax:
STB $\left(\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:

## EMBECOSM ${ }^{\circledR}$

$$
\begin{aligned}
& d \leq 63 \\
& -512 \leq S \leq 511
\end{aligned}
$$

Outcome:
dmem $\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.10. STW: Indexed Store Word with Postincrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\boldsymbol{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $d_{5}$ | $d_{4}$ | $d_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
STW ( $\left.\mathrm{R}_{\mathrm{d}}+, \mathrm{S}\right), \mathrm{R}_{\mathrm{a}}$
Constraints:
$d \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
dmem $\left[\mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
dmem $\left[R_{d}+\operatorname{SignExt}(S)+1\right] \leftarrow\left(R_{a} \gg 8\right)$
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}+\operatorname{SignExt}(\mathrm{S})$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.11. STB: Indexed Store Byte with Predecrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
STB $\left(-R_{d}, S\right), R_{a}$
Constraints:
$\mathrm{d} \leq 63$
$-512 \leq \mathrm{S} \leq 511$

## EMBECOSM ${ }^{\circledR}$

Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}-\operatorname{SignExt}(\mathrm{S}) \\
& \text { dmem }\left[\mathrm{R}_{\mathrm{d}}\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right) \\
& \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{aligned}
$$

Notes:
For the avoidance of doubt, the decrement of $\mathrm{R}_{\mathrm{a}}$ is carried out before $\mathrm{R}_{\mathrm{a}}$ is used to compute the address for loading.
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.9.12. STW: Indexed Store Word with Predecrement

Encoding (format 13, first word at lower address):

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ |

Syntax:
STW ( $-\mathrm{R}_{\mathrm{d}}, \mathrm{S}$ ), $\mathrm{R}_{\mathrm{a}}$
Constraints:
$\mathrm{d} \leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{R}_{\mathrm{d}} \leftarrow \mathrm{R}_{\mathrm{d}}-\operatorname{SignExt}(\mathrm{S})$
dmem $\left[\mathrm{R}_{\mathrm{d}}\right] \leftarrow\left(\mathrm{R}_{\mathrm{a}} \& 255\right)$
dmem $\left[R_{d}+1\right] \leftarrow\left(R_{\mathrm{a}} \gg 8\right)$
$\mathrm{PC} \leftarrow \mathrm{PC}+2$
Notes:
For the avoidance of doubt, the decrement of $\mathrm{R}_{\mathrm{a}}$ is carried out before $\mathrm{R}_{\mathrm{a}}$ is used to compute the address for loading.
This opcode accesses data memory, and the computed address is therefore a byte address. Accessing a non-existent memory location will trigger a bus error exception.

### 3.10. Detailed Descriptions of 32-bit Branch/Jump Instructions

## Note

As with the 16 -bit instructions, only a limited range of comparisons is provided. See Section 3.6 for an explanation.

### 3.10.1. BRA: Relative Branch

Encoding (format 17, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## EMBECOSM

Syntax:
BRA S
Constraints:
$-2,097,152 \leq \mathrm{S} \leq 2,097,151$
Outcome:
$\mathrm{PC} \leftarrow \mathrm{PC}+\operatorname{SignExt}(\mathrm{S})$

## Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.2. BAL: Relative Branch and Link

Encoding (format 16, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{~s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | $s_{18}$ | $s_{17}$ | $s_{16}$ | $s_{15}$ | $s_{14}$ | $s_{13}$ | $s_{12}$ | $s_{11}$ | $s_{10}$ | $s_{9}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $b_{5}$ | $b_{4}$ | $b_{3}$ |  |  |  |  |  |  |  |  |  |  |

Syntax:
BAL $\mathrm{S}, \mathrm{R}_{\mathrm{b}}$

## Constraints:

b $\leq 63$
$-262,144 \leq \mathrm{S} \leq 262,141$
Outcome:
$\mathrm{R}_{\mathrm{b}} \leftarrow \mathrm{PC}+2$
$\mathrm{PC} \leftarrow \mathrm{PC}+\operatorname{SignExt}(\mathrm{S})$

## Notes:

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.3. BEQ: Relative Branch if Equal

Encoding (format 12, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
BEQ $S, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$

## EMBECOSM ${ }^{\text {® }}$

$$
-512 \leq S \leq 511
$$

Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}=\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+2$
Notes:
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.4. BNE: Relative Branch if Not Equal

Encoding (format 12, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
BNE $S, R_{a}, R_{b}$

## Constraints:

$\mathrm{a} \leq 63$
b $\leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \neq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+2$
Notes:
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.5. BLTS: Relative Branch if Signed Less Than

Encoding (format 12, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
BLTS $S, R_{a}, R_{b}$

## Constraints:

$a \leq 63$
b $\leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+2$

## EMBECOSM ${ }^{\circledR}$

## Notes:

The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.

Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.6. BLES: Relative Branch if Signed Less Than or Equal To

Encoding (format 12, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
BLES $S, R_{a}, R_{b}$

## Constraints:

$a \leq 63$
b $\leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.7. BLTU: Relative Branch if Unsigned Less Than

Encoding (format 12, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
BLTU $\mathrm{S}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+2$

## EMBECOSM ${ }^{\text {® }}$

## Notes:

The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.8. BLEU: Relative Branch if Unsigned Less Than or Equal To

Encoding (format 12, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{s}_{2}$ | $\mathrm{~s}_{1}$ | $\mathrm{~s}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{s}_{9}$ | $\mathrm{~s}_{8}$ | $\mathrm{~s}_{7}$ | $\mathrm{~s}_{6}$ | $\mathrm{~s}_{5}$ | $\mathrm{~s}_{4}$ | $\mathrm{~s}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
BLEU $S, R_{a}, R_{b}$

## Constraints:

$a \leq 63$
b $\leq 63$
$-512 \leq \mathrm{S} \leq 511$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{PC}+\operatorname{SignExt}(\mathrm{S}): \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the offset is the number of words by which to adjust the PC.

Branching to a non-existent location will trigger a bus error exception.

### 3.10.9. JMP: Absolute Jump

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | 1 | 0 | 1 | 0 | 0 | 0 | $d_{2}$ | $d_{1}$ | $d_{0}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | $d_{5}$ | $d_{4}$ | $d_{3}$ | 0 | 0 | 0 | 0 | 0 | 0 |

Syntax:
JMP $\mathrm{R}_{\mathrm{d}}$

## Constraints:

$d \leq 63$
Outcome:
$\mathrm{PC} \leftarrow \mathrm{R}_{\mathrm{d}}$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

## EMBECOSM

Jumping to a non-existent location will trigger a bus error exception.

### 3.10.10. JAL: Absolute Jump and Link

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $d_{4}$ | $d_{3}$ | 0 | 0 | 0 | $b_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

JAL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{R}_{\mathrm{b}} \leftarrow \mathrm{PC}+2$
$\mathrm{PC} \leftarrow \mathrm{R}_{\mathrm{d}}$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

### 3.10.11. JEQ: Absolute Jump if Equal

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
JEQ $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}=\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+2$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.12. JNE: Absolute Jump if Not Equal

Encoding (format 8, first word at lower address):

## EMBECOSM ${ }^{\circledR}$

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $d_{4}$ | $d_{3}$ | $a_{5}$ | $a_{4}$ | $a_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JNE $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \neq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+2$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.13. JLTS: Absolute Jump if Signed Less Than

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
JLTS $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$

## Constraints:

$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.14. JLES: Absolute Jump if Signed Less Than or Equal To

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## EMBECOSM ${ }^{\circledR}$

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $d_{4}$ | $d_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

JLES $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.15. JLTU: Absolute Jump if Unsigned Less Than

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
JLTU $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.16. JLEU: Absolute Jump if Unsigned Less Than or Equal To

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## EMBECOSM

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $d_{5}$ | $d_{4}$ | $d_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax:

JLEU $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 63$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ? \mathrm{R}_{\mathrm{d}}: \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.17. JMPL: Absolute Jump Long

Encoding (format 8, first word at lower address):

| 1 | 1 | 0 | 1 | 0 | 0 | 0 | $d_{2}$ | $d_{1}$ | $d_{0}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 1 | $d_{5}$ | $d_{4}$ | $d_{3}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JMPL $\mathrm{R}_{\mathrm{d}}$
Constraints:
$\mathrm{d} \leq 62$
$(\mathrm{d} \% 2)=2$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

### 3.10.18. JALL: Absolute Jump Long and Link

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:

## EMBECOSM

## JALL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{b}}$

Constraints:
$\mathrm{b} \leq 63$
$\mathrm{d} \leq 62$
$(\mathrm{d} \% 2)=2$
Outcome:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{b}} \leftarrow \mathrm{PC}+2 \\
& \mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}
\end{aligned}
$$

Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jumping to a non-existent location will trigger a bus error exception.

### 3.10.19. JEQL: Absolute Jump Long if Equal

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 1 | $d_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JEQL $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 62$
$(\mathrm{d} \% 2)=2$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}=\mathrm{R}_{\mathrm{b}}\right) ?\left(\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}\right): \mathrm{PC}+2$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.20. JNEL: Absolute Jump Long if Not Equal

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
JNEL $R_{d}, R_{a}, R_{b}$

## EMBECOSM ${ }^{\circledR}$

Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 62$
$(\mathrm{d} \% 2)=2$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \neq \mathrm{R}_{\mathrm{b}}\right) ?\left(\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}\right): \mathrm{PC}+2$
Notes:
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.21. JLTSL: Absolute Jump Long if Signed Less Than

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:
JLTSL $R_{d}, R_{a}, R_{b}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 62$
$(\mathrm{d} \% 2)=2$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ?\left(\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}\right): \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.22. JLESL: Absolute Jump Long if Signed Less Than or Equal To

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |

Syntax:

## EMBECOSM ${ }^{\circledR}$

JLESL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
$\mathrm{b} \leq 63$
$\mathrm{d} \leq 62$
(d \% 2) $=2$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ?\left(\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}\right): \mathrm{PC}+2$
Notes:
The comparison between $R_{a}$ and $R_{b}$ is a signed comparison, where the contents of each register is treated as a 2 's-complement signed number.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.
Jump to a non-existent location will trigger a bus error exception.

### 3.10.23. JLTUL: Absolute Jump Long if Unsigned Less Than

Encoding (format 8, first word at lower address):

| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathrm{d}_{2}$ | $\mathrm{~d}_{1}$ | $\mathrm{~d}_{0}$ | $\mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 1 | $d_{5}$ | $d_{4}$ | $d_{3}$ | $a_{5}$ | $a_{4}$ | $a_{3}$ | $b_{5}$ | $b_{4}$ | $b_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JLTUL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 62$
(d \% 2) $=2$
Outcome:
$\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}}<\mathrm{R}_{\mathrm{b}}\right) ?\left(\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}\right): \mathrm{PC}+2$
Notes:
The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.

Jump to a non-existent location will trigger a bus error exception.

### 3.10.24. JLEUL: Absolute Jump Long if Unsigned Less Than or Equal To

Encoding (format 8, first word at lower address):

## EMBECOSM

| 0 | 0 | 0 | 0 | 0 | 0 | $\mathbf{1}$ | $\mathrm{~d}_{5}$ | $\mathrm{~d}_{4}$ | $\mathrm{~d}_{3}$ | $\mathrm{a}_{5}$ | $\mathrm{a}_{4}$ | $\mathrm{a}_{3}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Syntax:
JLEUL $\mathrm{R}_{\mathrm{d}}, \mathrm{R}_{\mathrm{a}}, \mathrm{R}_{\mathrm{b}}$
Constraints:
$a \leq 63$
b $\leq 63$
$\mathrm{d} \leq 62$
$(\mathrm{d} \% 2)=2$
Outcome:

$$
\mathrm{PC} \leftarrow\left(\mathrm{R}_{\mathrm{a}} \leq \mathrm{R}_{\mathrm{b}}\right) ?\left(\left(\mathrm{R}_{\mathrm{d}+1} \ll 16\right) \mid \mathrm{R}_{\mathrm{d}}\right): \mathrm{PC}+2
$$

## Notes:

The comparison between $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$ is an unsigned comparison.
Remember that the program counter is a word address, so the value in $R_{d}$ should be a word address.
Jump to a non-existent location will trigger a bus error exception.

### 3.11. Detailed Descriptions of 32-bit Miscellaneous Instructions

There are currently no 32-bit instructions defined in this class.

## Chapter 4. ABI

### 4.1. Defined Registers

Because of the variability in the architecture it is difficult to be too rigid on the ABI. In any case part of the purpose of this architecture to allow exploration of different ABI's. Within this section, the identifier $\mathbf{R}_{\max }$ is used to indicate the highest numbered register in the architecture.
The meanings of the following registers are defined.

- R0: Link Register
- R1: Stack Pointer

Note in particular no frame pointer is defined. It is up to the implementer to decide policy with regard to use of a frame pointer.

### 4.2. Calling Convention

Again this is flexible, particularly where there can be very few registers. These are the general guidelines.

- All byte arguments are promoted to 16-bits.
- Arguments are passed in $\mathbf{R 2} \mathbf{- R 7}$ (or $\mathbf{R 2} \mathbf{-} \mathbf{R}_{\max }$ if there are fewer than 8 registers).
- Results are returned on the same registers used to pass arguments.
- Varargs are always passed on the stack.
- A good guideline is that approximately one third of unallocated registers should be caller saved, although that can increase to one half where there are plenty of registers. The following registers (if present) are caller saved: R10, R13, R16, R19, R22, R25, R28, R31, R33, R35, R37, R39, R41, R43, R45, R47, R49, R51, R53, R55, R57, R59, R61 and R63.

