This application note presents a SystemC interface suitable for cycle accurate modeling of JTAG. It will be of value to engineers developing cycle accurate models, who need to interface to other modules, to develop test benches, or to connect to tools such as debuggers.

Suggestions for corrections or improvements are welcomed. Please contact the author at jeremy.bennett@embecosm.com.